Chapter 2

2.1. The proof is as follows:

$$(x+y) \cdot (x+z) = xx + xz + xy + yz$$

$$= x + xz + xy + yz$$

$$= x(1+z+y) + yz$$

$$= x \cdot 1 + yz$$

$$= x + yz$$

2.2. The proof is as follows:

$$(x+y) \cdot (x+\overline{y}) = xx + xy + x\overline{y} + y\overline{y}$$


$$= x + xy + x\overline{y} + 0$$

$$= x(1+y+\overline{y})$$


$$= x \cdot 1$$

$$= x$$

2.3. Proof using Venn diagrams:




2.4. Proof of 15a using Venn diagrams:




A similar proof is constructed for 15b.


2.5. Proof using Venn diagrams:



- 2.6. A possible approach for determining whether or not the expressions are valid is to try to manipulate the left and right sides of an expression into the same form, using the theorems and properties presented in section 2.5. While this may seem simple, it is an awkward approach, because it is not obvious what target form one should try to reach. A much simpler approach is to construct a truth table for each side of an expression. If the truth tables are identical, then the expression is valid. Using this approach, we can show that the answers are:
 - (a) Yes
 - (b) Yes
 - (c) No
- 2.7. Timing diagram of the waveforms that can be observed on all wires of the circuit:



2.8. Timing diagram of the waveforms that can be observed on all wires of the circuit:



2.9. Starting with the canonical sum-of-products for f get

$$f = \overline{x_1}\overline{x_2}x_3 + \overline{x_1}x_2\overline{x_3} + \overline{x_1}x_2x_3 + x_1\overline{x_2}\overline{x_3} + x_1\overline{x_2}x_3 + x_1x_2\overline{x_3} + x_1x_2x_3$$

$$= x_1(\overline{x_2}\overline{x_3} + \overline{x_2}x_3 + x_2\overline{x_3} + x_2x_3) + x_2(\overline{x_1}\overline{x_3} + \overline{x_1}x_3 + x_1\overline{x_3} + x_1x_3)$$

$$+ x_3(\overline{x_1}\overline{x_2} + \overline{x_1}x_2 + x_1\overline{x_2} + x_1x_2)$$

$$= x_1(\overline{x_2}(\overline{x_3} + x_3) + x_2(\overline{x_3} + x_3)) + x_2(\overline{x_1}(\overline{x_3} + x_3) + x_1(\overline{x_3} + x_3))$$

$$+ x_3(\overline{x_1}(\overline{x_2} + x_2) + x_1(\overline{x_2} + x_2))$$

$$= x_1(\overline{x_2} \cdot 1 + x_2 \cdot 1) + x_2(\overline{x_1} \cdot 1 + x_1 \cdot 1) + x_3(\overline{x_1} \cdot 1 + x_1 \cdot 1)$$

$$= x_1(\overline{x_2} + x_2) + x_2(\overline{x_1} + x_1) + x_3(\overline{x_1} + x_1)$$

$$= x_1 \cdot 1 + x_2 \cdot 1 + x_3 \cdot 1$$

$$= x_1 + x_2 + x_3$$

2.10. Starting with the canonical product-of-sums for f can derive:

$$f = (x_1 + x_2 + x_3)(x_1 + x_2 + \overline{x_3})(x_1 + \overline{x_2} + x_3)(x_1 + \overline{x_2} + \overline{x_3}) \cdot (\overline{x_1} + x_2 + x_3)(\overline{x_1} + x_2 + \overline{x_3})(\overline{x_1} + \overline{x_2} + x_3)$$

$$= ((x_1 + x_2 + x_3)(x_1 + x_2 + \overline{x_3}))((x_1 + \overline{x_2} + x_3)(x_1 + \overline{x_2} + \overline{x_3})) \cdot ((\overline{x_1} + x_2 + x_3)(\overline{x_1} + x_2 + x_3))$$

$$= (x_1 + x_2 + x_3\overline{x_3})(x_1 + \overline{x_2} + x_3\overline{x_3}) \cdot (\overline{x_1} + x_2 + x_3\overline{x_3})(\overline{x_1} + \overline{x_2} + x_3\overline{x_3})$$

$$= (x_1 + x_2)(x_1 + \overline{x_2})(\overline{x_1} + x_2)(\overline{x_1} + x_3)$$

$$= (x_1 + x_2 \overline{x}_2)(\overline{x}_1 + x_2 x_3)$$

$$= x_1(\overline{x}_1 + x_2 x_3)$$

$$= x_1 \overline{x}_1 + x_1 x_2 x_3$$

$$= x_1 x_2 x_3$$

2.11. Derivation of the minimum sum-of-products expression:

$$f = x_1 x_3 + x_1 \overline{x}_2 + \overline{x}_1 x_2 x_3 + \overline{x}_1 \overline{x}_2 \overline{x}_3$$

$$= x_1 (\overline{x}_2 + x_2) x_3 + x_1 \overline{x}_2 (\overline{x}_3 + x_3) + \overline{x}_1 x_2 x_3 + \overline{x}_1 \overline{x}_2 \overline{x}_3$$

$$= x_1 \overline{x}_2 x_3 + x_1 x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3 + \overline{x}_1 x_2 x_3 + \overline{x}_1 \overline{x}_2 \overline{x}_3$$

$$= x_1 x_3 + (x_1 + \overline{x}_1) x_2 x_3 + (x_1 + \overline{x}_1) \overline{x}_2 \overline{x}_3$$

$$= x_1 x_3 + x_2 x_3 + \overline{x}_2 \overline{x}_3$$

2.12. Derivation of the minimum sum-of-products expression:

$$f = x_1 \overline{x}_2 \overline{x}_3 + x_1 x_2 x_4 + x_1 \overline{x}_2 x_3 \overline{x}_4$$

$$= x_1 \overline{x}_2 \overline{x}_3 (\overline{x}_4 + x_4) + x_1 x_2 x_4 + x_1 \overline{x}_2 x_3 \overline{x}_4$$

$$= x_1 \overline{x}_2 \overline{x}_3 \overline{x}_4 + x_1 \overline{x}_2 \overline{x}_3 x_4 + x_1 x_2 x_4 + x_1 \overline{x}_2 x_3 \overline{x}_4$$

$$= x_1 \overline{x}_2 \overline{x}_3 + x_1 \overline{x}_2 (\overline{x}_3 + x_3) \overline{x}_4 + x_1 x_2 x_4$$

$$= x_1 \overline{x}_2 \overline{x}_3 + x_1 \overline{x}_2 \overline{x}_4 + x_1 x_2 x_4$$

2.13. The simplest POS expression is derived as

$$f = (x_1 + x_3 + x_4)(x_1 + \overline{x}_2 + x_3)(x_1 + \overline{x}_2 + \overline{x}_3 + x_4)$$

$$= (x_1 + x_3 + x_4)(x_1 + \overline{x}_2 + x_3)(x_1 + \overline{x}_2 + x_3 + x_4)(x_1 + \overline{x}_2 + \overline{x}_3 + x_4)$$

$$= (x_1 + x_3 + x_4)(x_1 + \overline{x}_2 + x_3)((x_1 + \overline{x}_2 + x_4)(x_3 + \overline{x}_3))$$

$$= (x_1 + x_3 + x_4)(x_1 + \overline{x}_2 + x_3)(x_1 + \overline{x}_2 + x_4) \cdot 1$$

$$= (x_1 + x_3 + x_4)(x_1 + \overline{x}_2 + x_3)(x_1 + \overline{x}_2 + x_4)$$


2.14. Derivation of the minimum product-of-sums expression:

$$f = (x_1 + x_2 + x_3)(x_1 + \overline{x}_2 + x_3)(\overline{x}_1 + \overline{x}_2 + x_3)(x_1 + x_2 + \overline{x}_3)$$


$$= ((x_1 + x_2) + x_3)((x_1 + x_2) + \overline{x}_3)(x_1 + (\overline{x}_2 + x_3))(\overline{x}_1 + (\overline{x}_2 + x_3))$$


$$= (x_1 + x_2)(\overline{x}_2 + x_3)$$


2.15. (a) Location of all minterms in a 3-variable Venn diagram:




(b) For $f = x_1 \overline{x}_2 x_3 + x_1 x_2 + \overline{x}_1 x_3$ have:








Therefore, f is represented as:



$$f = x_3 + x_1 x_2$$


2.16. The function in Figure 2.18 in Venn diagram form is:



2.17. In Figure P2.1a it is possible to represent only 14 minterms. It is impossible to represent the minterms $\overline{x}_1\overline{x}_2x_3x_4$ and $x_1x_2\overline{x}_3\overline{x}_4$.

In Figure P2.1b, it is impossible to represent the minterms $x_1x_2\overline{x}_3\overline{x}_4$ and $x_1x_2x_3\overline{x}_4$.

2.18. Venn diagram for $f = \overline{x}_1 \overline{x}_2 x_3 \overline{x}_4 + x_1 x_2 x_3 x_4 + \overline{x}_1 x_2$ is



2.19. The simplest SOP implementation of the function is

$$f = \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3 + x_1 x_2 \overline{x}_3 + x_1 x_2 x_3$$
$$= (\overline{x}_1 + x_1) x_2 x_3 + x_1 (\overline{x}_2 + x_2) \overline{x}_3$$
$$= x_2 x_3 + x_1 \overline{x}_3$$

2.20. The simplest SOP implementation of the function is

$$f = \overline{x}_1 \overline{x}_2 x_3 + \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3 + x_1 x_2 \overline{x}_3 + x_1 x_2 x_3$$

$$= \overline{x}_1 (\overline{x}_2 + x_2) x_3 + x_1 (\overline{x}_2 + x_2) \overline{x}_3 + (\overline{x}_1 + x_1) x_2 x_3$$

$$= \overline{x}_1 x_3 + x_1 \overline{x}_3 + x_2 x_3$$

Another possibility is

$$f = \overline{x}_1 x_3 + x_1 \overline{x}_3 + x_1 x_2$$

2.21. The simplest POS implementation of the function is

$$f = (x_1 + x_2 + x_3)(x_1 + \overline{x}_2 + x_3)(\overline{x}_1 + x_2 + \overline{x}_3)$$

= $((x_1 + x_3) + x_2)((x_1 + x_3) + \overline{x}_2)(\overline{x}_1 + x_2 + \overline{x}_3)$
= $(x_1 + x_3)(\overline{x}_1 + x_2 + \overline{x}_3)$

2.22. The simplest POS implementation of the function is

$$f = (x_1 + x_2 + x_3)(x_1 + x_2 + \overline{x_3})(\overline{x_1} + x_2 + \overline{x_3})(\overline{x_1} + \overline{x_2} + \overline{x_3})$$

$$= ((x_1 + x_2) + x_3)((x_1 + x_2) + \overline{x_3})((\overline{x_1} + x_3) + x_2)((\overline{x_1} + x_3) + \overline{x_2})$$

$$= (x_1 + x_2)(\overline{x_1} + \overline{x_3})$$

2.23. The lowest cost circuit is defined by

$$f(x_1, x_2, x_3) = x_1x_2 + x_1x_3 + x_2x_3$$

2.24. The truth table that corresponds to the timing diagram in Figure P2.3 is

x_1	x_2	x_3	f
0	0	0	1
$0 \\ 0$	0 1	1 0	0
0	1	1	1
1	0	0	0
1	0	1	1
1 1	1 1	0 1	1 0
1	•	1	

The simplest SOP expression is $f = \overline{x}_1 \overline{x}_2 \overline{x}_3 + \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 x_3 + x_1 x_2 \overline{x}_3$.

2.25. The truth table that corresponds to the timing diagram in Figure P2.4 is

x_1	x_2	x_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

The simplest SOP expression is derived as follows:

$$f = \overline{x}_1 \overline{x}_2 x_3 + \overline{x}_1 x_2 \overline{x}_3 + \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3 + x_1 x_2 x_3$$

$$= \overline{x}_1 (\overline{x}_2 + x_2) x_3 + \overline{x}_1 \overline{x}_2 (\overline{x}_3 + x_3) + (\overline{x}_1 + x_1) x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3$$

$$= \overline{x}_1 \cdot 1 \cdot x_3 + \overline{x}_1 x_2 \cdot 1 + 1 \cdot x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3$$

$$= \overline{x}_1 x_3 + \overline{x}_1 x_2 + x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3$$

2.26. (a)

x_1	x_0	y_1	y_0	f
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

(b) The simplest POS expression is

$$f = (x_1 + \overline{y}_1)(\overline{x}_1 + y_1)(x_0 + \overline{y}_0)(\overline{x}_0 + y_0)$$

2.27. (a)

x_1	x_0	y_1	y_0	f
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

(b) The canonical SOP expression is


$$f = \overline{x}_1 \overline{x}_0 \overline{y}_1 \overline{y}_0 + \overline{x}_1 x_0 \overline{y}_1 \overline{y}_0 + \overline{x}_1 x_0 \overline{y}_1 y_0 + x_1 \overline{x}_0 \overline{y}_1 \overline{y}_0 + x_1 \overline{x}_0 \overline{y}_1 y_0 + x_1 \overline{x}_0 y_1 \overline{y}_0$$

$$+ x_1 x_0 \overline{y}_1 \overline{y}_0 + x_1 x_0 \overline{y}_1 y_0 + x_1 x_0 y_1 \overline{y}_0 + x_1 x_0 y_1 y_0$$


(c) The simplest SOP expression is

$$f = x_1 x_0 + \overline{y}_1 \overline{y}_0 + x_1 \overline{y}_0 + x_0 \overline{y}_1$$


2.28. Using the ciruit in Figure 2.25a as a starting point, the function in Figure 2.24 can be implemented using NAND gates as follows:



2.29. Using the ciruit in Figure 2.25b as a starting point, the function in Figure 2.24 can be implemented using NOR gates as follows:




2.30. The circuit in Figure 2.33 can be implemented using NAND and NOR gates as follows:




2.31. The minimum-cost SOP expression for the function $f(x_1,x_2,x_3)=\sum m(3,4,6,7)$ is $f=x_1\overline{x}_3+x_2x_3$

The corresponding circuit implemented using NAND gates is




2.32. A minimum-cost SOP expression for the function $f(x_1,x_2,x_3)=\sum m(1,3,4,6,7)$ is $f=x_1x_2+x_1\overline{x}_3+\overline{x}_1x_3$

The corresponding circuit implemented using NAND gates is




2.33. The minimum-cost POS expression for the function $f(x_1,x_2,x_3)=\sum m(3,4,6,7)$ is $f=(x_1+x_3)(x_2+\overline{x}_3)$

The corresponding circuit implemented using NOR gates is



2.34. The minimum-cost POS expression for the function $f(x_1, x_2, x_3) = \sum m(1, 3, 4, 6, 7)$ is $f = (x_1 + x_3)(\overline{x}_1 + x_2 + \overline{x}_3)$

The corresponding circuit implemented using NOR gates is



2.37. The circuit in Figure 2.25a can be implemented using;

endmodule

2.38. The circuit in Figure 2.25b can be implemented using;

```
module prob2_38 (x1, x2, x3, f);
input x1, x2, x3;
output f;

not (notx1, x1);
not (notx2, x2);
not (notx3, x3);
or (a, x1, x2, x3);
or (b, notx1, notx2, x3);
or (c, notx1, x2, notx3);
or (d, x1, notx2, notx3);
and (f, a, b, c, d);
```

endmodule

2.39. The simplest circuit is obtained in the POS form as

$$f = (x_1 + x_2 + x_3)(\overline{x}_1 + \overline{x}_2 + \overline{x}_3)$$

Verilog code that implements the circuit is

```
\begin{array}{l} \textbf{module} \ \ prob2\_39 \ (x1, x2, x3, f);\\ \textbf{input} \ \ x1, x2, x3;\\ \textbf{output} \ \ f;\\ \\ \textbf{or} \ (g, x1, x2, x3);\\ \textbf{or} \ (h, \sim\!\!x1, \sim\!\!x2, \sim\!\!x3);\\ \textbf{and} \ (f, g, h); \end{array}
```

endmodule

2.40. The simplest circuit is obtained in the SOP form as

$$f = \overline{x}_2 + \overline{x}_1 x_3 + x_1 \overline{x}_3$$

Verilog code that implements the circuit is

$$\label{eq:module_prob2_40} \begin{split} & \textbf{module} \ \ prob2_40 \ (x1, x2, x3, f); \\ & \textbf{input} \ \ x1, x2, x3; \\ & \textbf{output} \ \ f; \\ & \textbf{assign} \ f = \sim & x2 \ | \ (\sim & x1 \ \& \ x3) \ | \ (x1 \ \& \ \sim & x3); \end{split}$$

endmodule

2.41. The Verilog code is

```
\label{eq:module_prob2_41} \begin{split} & \textbf{module} \ \ prob2\_41 \ (x1, x2, x3, x4, f1, f2); \\ & \textbf{input} \ \ x1, x2, x3, x4; \\ & \textbf{output} \ \ f1, f2; \\ & \textbf{assign} \ \ f1 = (x1 \ \& \ \sim \! x3) \ | \ (x2 \ \& \ \sim \! x3) \ | \ (\!\sim \! x3 \ \& \ \sim \! x4) \ | \ (x1 \ \& \ x2) \ | \ (x1 \ \& \ \sim \! x4); \\ & \textbf{assign} \ \ f2 = (x1 \ | \ \sim \! x3) \ \& \ (x1 \ | \ x2 \ | \ \sim \! x4) \ \& \ (x2 \ | \ \sim \! x3) \ | \ \sim \! x4); \end{split}
```

endmodule

2.42. The Verilog code is

```
\label{eq:module_prob2_42} \begin{split} & \textbf{module} \ \ prob2\_42 \ (x1, x2, x3, x4, f1, f2); \\ & \textbf{input} \ \ x1, x2, x3, x4; \\ & \textbf{output} \ \ f1, f2; \\ & \textbf{assign} \ \ f1 = (x1 \ \& \ x3) \ | \ (\sim\!x1 \ \& \ \sim\!x3) \ | \ (x2 \ \& \ x4) \ | \ (\sim\!x2 \ \& \ \sim\!x4); \\ & \textbf{assign} \ \ f2 = (x1 \ \& \ x2 \ \& \ \sim\!x3 \ \& \ \sim\!x4) \ | \ (\sim\!x1 \ \& \ \sim\!x2 \ \& \ x3 \ \& \ x4) \ | \\ & (x1 \ \& \ \sim\!x2 \ \& \ \sim\!x3 \ \& \ x4) \ | \ (\sim\!x1 \ \& \ x2 \ \& \ x3 \ \& \ \sim\!x4); \end{split}
```

endmodule

Chapter 3

3.1. (a)


x_1	x_2	x_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(b) #transistors = NOT_gates
$$\times$$
 2 + AND_gates \times 8 + OR_gates = $3 \times 2 + 4 \times 8 + 1 \times 10 = 48$

3.2. (a) In problem 3.1 the canonical SOP for f is

$$f = \overline{x}_1 \overline{x}_2 x_3 + \overline{x}_1 x_2 \overline{x}_3 + x_1 \overline{x}_2 \overline{x}_3 + x_1 x_2 x_3$$

This expression is equivalent to f in Figure P3.2, as derived below.



(b) Assuming the multiplexers are implemented using transmission gates

#transistors = NOT_gates
$$\times$$
 2 + MUXes \times 6
= $1 \times 2 + 3 \times 6 = 20$

3.3. (a) A SOP expression for f in Figure P3.3 is:

$$f = (x_1 \oplus x_2) \oplus x_3$$

$$= (x_1 \oplus x_2)\overline{x}_3 + \overline{(x_1 \oplus x_2)}x_3$$


$$= x_1\overline{x}_2\overline{x}_3 + \overline{x}_1x_2\overline{x}_3 + \overline{x}_1\overline{x}_2x_3 + x_1x_2x_3$$

which is equivalent to the expression derived in problem 3.2.

(b) Assuming the XOR gates are implemented as shown in Figure 3.61b


#transistors = XOR_gates
$$\times$$
 8 = $2 \times 8 = 16$

3.4. Using the circuit



The number of transistors needed is 16.

3.5. Using the circuit



The number of transistors needed is 20.

3.6. (a)

x_1	x_2	x_3	f
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

(b) The canonical SOP expression is

$$f = \overline{x}_1 \overline{x}_2 \overline{x}_3 + \overline{x}_1 \overline{x}_2 x_3 + \overline{x}_1 x_2 \overline{x}_3 + \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3$$

The number of transistors required using only AND, OR, and NOT gates is

#transistors = NOT_gates
$$\times$$
 2 + AND_gates \times 8 + OR_gates \times 12 = $3 \times 2 + 5 \times 8 + 1 \times 12 = 58$

2	7	(-)
э.	/.	(a)

$x_1 \ x_2 \ x_3 \ x_4$	f	x_1 x_2 x_3 x_4 f
0 0 0 0	1	1 0 0 0 1
0 0 0 1	0	1 0 0 1 0
0 0 1 0	0	1 0 1 0 0
0 0 1 1	0	1 0 1 1 0
0 1 0 0	1	1 1 0 0 0
0 1 0 1	0	1 1 0 1 0
0 1 1 0	0	1 1 1 0 0
0 1 1 1	0	1 1 1 1 0


(b)

$$f = \overline{x}_1 \overline{x}_2 \overline{x}_3 \overline{x}_4 + \overline{x}_1 x_2 \overline{x}_3 \overline{x}_4 + x_1 \overline{x}_2 \overline{x}_3 \overline{x}_4$$
$$= \overline{x}_1 \overline{x}_3 \overline{x}_4 + \overline{x}_2 \overline{x}_3 \overline{x}_4$$


The number of transistors required using only AND, OR, and NOT gates is

#transistors = NOT_gates
$$\times$$
 2 + AND_gates \times 8 + OR_gates \times 4 = $4 \times 2 + 2 \times 8 + 1 \times 4 = 28$

3.8.




3.9.



3.10. Minimum SOP expression for f is

$$f = \overline{x}_2 \overline{x}_3 + \overline{x}_1 \overline{x}_3 + \overline{x}_2 \overline{x}_4 + \overline{x}_1 \overline{x}_4$$
$$= (\overline{x}_1 + \overline{x}_2)(\overline{x}_3 + \overline{x}_4)$$


which leads to the circuit




3.11. Minimum SOP expression for f is

$$f = \overline{x}_4 + \overline{x}_1 \overline{x}_2 \overline{x}_3$$


which leads to the circuit



3.12.



3.13.



3.14. (a) Since $V_{DS} \ge V_{GS} - V_T$ the NMOS transistor is operating in the saturation region:

$$I_D = \frac{1}{2} k'_n \frac{W}{L} (V_{GS} - V_T)^2$$

= $10 \frac{\mu A}{V^2} \times 5 \times (5 V - 1 V)^2 = 800 \mu A$

(b) In this case $V_{DS} < V_{GS} - V_T$, thus the NMOS transistor is operating in the triode region:

$$I_D = k'_n \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$
$$= 20 \frac{\mu A}{V^2} \times 5 \times \left[(5 V - 1 V) \times 0.2 V - \frac{1}{2} \times (0.2 V)^2 \right] = 78 \mu A$$

3.15. (a) Since $V_{DS} \leq V_{GS} - V_T$ the PMOS transistor is operating in the saturation region:

$$I_D = \frac{1}{2} k_p' \frac{W}{L} (V_{GS} - V_T)^2$$

= $5 \frac{\mu A}{V^2} \times 5 \times (-5 V + 1 V)^2 = 400 \mu A$

(b) In this case $V_{DS} > V_{GS} - V_T$, thus the PMOS transistor is operating in the triode region:

$$I_D = k_p' \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$= 10 \frac{\mu A}{V^2} \times 5 \times \left[(-5 V + 1 V) \times (-0.2) V - \frac{1}{2} \times (-0.2 V)^2 \right] = 39 \mu A$$

3.16.

$$R_{DS} = 1/\left[k'_n \frac{W}{L}(V_{GS} - V_T)\right]$$

= $1/\left[0.020 \frac{\text{mA}}{\text{V}^2} \times 10 \times (5 \text{ V} - 1 \text{ V})\right] = 1.25 \text{ k}\Omega$

3.17.

$$R_{DS} = 1/\left[k'_n \frac{W}{L}(V_{GS} - V_T)\right]$$

= $1/\left[0.040 \frac{\text{mA}}{\text{V}^2} \times 10 \times (3.3 \text{ V} - 0.66 \text{ V})\right] = 947 \Omega$

3.18. Since $V_{DS} < (V_{GS} - V_T)$, the PMOS transistor is operating in the saturation region:

$$I_{SD} = \frac{1}{2} k_p' \frac{W}{L} (V_{GS} - V_T)^2$$

= $50 \frac{\mu A}{V^2} \times (-5 V + 1 V)^2 = 800 \mu A$

Hence the value of R_{DS} is

$$R_{DS} = V_{DS}/I_{DS}$$

= 4.8 V/800 μ A = 6 k Ω

3.19. Since $V_{DS} < (V_{GS} - V_T)$, the PMOS transistor is operating in the saturation region:

$$I_{SD} = \frac{1}{2} k_p' \frac{W}{L} (V_{GS} - V_T)^2$$

= $80 \frac{\mu A}{V^2} \times (-3.3 \text{ V} + 0.66 \text{ V})^2 = 558 \,\mu\text{A}$

Hence the value of R_{DS} is

$$R_{DS} = V_{DS}/I_{DS}$$

= 3.2 V/558 μ A = 5.7 k Ω

3.20. The low output voltage of the pseudo-NMOS inverter can be obtained by setting $V_x = V_{DD}$ and evaluating the voltage V_f . First we assume that the NMOS transistor is operating in the triode region while the PMOS is operating in the saturation region. For simplicity we will assume that the magnitude of the threshold voltages for both the NMOS and PMOS transistors are equal, so that

$$V_T = V_{TN} = -V_{TP}$$

The current flowing through the PMOS transistor is

$$I_D = \frac{1}{2} k_p' \frac{W_p}{L_p} (-V_{DD} - V_{TP})^2$$

$$= \frac{1}{2} k_p (-V_{DD} - V_{TP})^2$$

$$= \frac{1}{2} k_p (V_{DD} - V_{T})^2$$

Similarly, the current going through the NMOS transistor is

$$I_{D} = k'_{n} \frac{W_{n}}{L_{n}} \left[(V_{x} - V_{TN})V_{f} - \frac{1}{2}V_{f}^{2} \right]$$

$$= k_{n} \left[(V_{x} - V_{TN})V_{f} - \frac{1}{2}V_{f}^{2} \right]$$

$$= k_{n} \left[(V_{DD} - V_{T})V_{f} - \frac{1}{2}V_{f}^{2} \right]$$

Since there is only one path for current to flow, we can equate the currents flowing through the NMOS and PMOS transistors and solve for the voltage V_f .

$$k_p(V_{DD} - V_T)^2 = 2k_n \left[(V_{DD} - V_T)V_f - \frac{1}{2}V_f^2 \right]$$
$$k_p(V_{DD} - V_T)^2 - 2k_n(V_{DD} - V_T)V_f + k_nV_f^2 = 0$$

This quadratic equation can be solved using the standard formula, with the parameters

$$a = k_n, b = -2k_n(V_{DD} - V_T), c = k_p(V_{DD} - V_T)^2$$

which gives

$$V_f = \frac{-b}{2a} \pm \sqrt{\frac{b^2}{4a^2} - \frac{c}{a}}$$

$$= (V_{DD} - V_T) \pm \sqrt{(V_{DD} - V_T)^2 - \frac{k_p}{k_n} (V_{DD} - V_T)^2}$$

$$= (V_{DD} - V_T) \left[1 \pm \sqrt{1 - \frac{k_p}{k_n}} \right]$$

Only one of these two solutions is valid, because we started with the assumption that the NMOS transistor is in the triode region while the PMOS is in the saturation region. Thus

$$V_f = (V_{DD} - V_T) \left[1 - \sqrt{1 - \frac{k_p}{k_n}} \right]$$

3.21. (a)

$$I_{stat} = \frac{1}{2} k'_p \frac{W_p}{L_p} (V_{DD} - V_T)^2$$
$$= 12 \frac{\mu A}{V^2} \times 1 \times (5 V - 1 V)^2 = 192 \mu A$$

(b)

$$R_{DS} = 1/\left[k'_n \frac{W_n}{L_n} (V_{GS} - V_T)\right]$$

= $1/\left[0.060 \frac{\text{mA}}{\text{V}^2} \times 4 \times (5 \text{ V} - 1 \text{ V})\right] = 1.04 \text{ k}\Omega$

$$k_p = k_p' \frac{W_p}{L_p} = 24 \frac{\mu A}{V^2}$$
$$k_n = k_n' \frac{W_n}{L_n} = 240 \frac{\mu A}{V^2}$$

$$V_{OL} = V_f = (5 \text{ V} - 1 \text{ V}) \left[1 - \sqrt{1 - \frac{24}{240}} \right]$$

= 0.21 V

$$P_D = I_{stat}V_{DD}$$

= 192 μ A × 5 V = 960 μ W ≈ 1 mW

(*e*)

$$\begin{array}{lcl} R_{SDP} & = & V_{SD}/I_{SD} \\ & = & (V_{DD}-V_f)/I_{stat} \\ & = & (5\,\mathrm{V}-0.21\,\mathrm{V})/0.192\,\mathrm{mA} = 24.9\,\mathrm{k}\Omega \end{array}$$

(f) The low-to-high propagation delay is

$$t_{p_{LH}} = \frac{1.7C}{k'_{p} \frac{W_{p}}{L_{p}} V_{DD}}$$

$$= \frac{1.7 \times 70 \text{ fF}}{24 \frac{\mu A}{V^{2}} \times 1 \times 5 \text{ V}} = 0.99 \text{ ns}$$

The high-to-low propagation delay is

$$t_{p_{HL}} = \frac{1.7C}{k'_n \frac{W_n}{L_n} V_{DD}}$$

= $\frac{1.7 \times 70 \text{ fF}}{60 \frac{\mu A}{V^2} \times 4 \times 5 \text{ V}} = 0.1 \text{ ns}$

3.22. (a)

$$I_{stat} = \frac{1}{2} k'_p \frac{W_p}{L_p} (V_{DD} - V_T)^2$$
$$= 48 \frac{\mu A}{V^2} \times 1 \times (5 V - 1 V)^2 = 768 \mu A$$

(b)

$$R_{DS} = 1/\left[k'_n \frac{W_n}{L_n} (V_{GS} - V_T)\right]$$

= $1/\left[0.060 \frac{\text{mA}}{\text{V}^2} \times 4 \times (5 \text{ V} - 1 \text{ V})\right] = 1.04 \text{ k}\Omega$

$$k_p = k_p' \frac{W_p}{L_n} = 96 \frac{\mu A}{V^2} k_n = k_n' \frac{W_n}{L_n} = 240 \frac{\mu A}{V^2}$$

$$V_{OL} = V_f = (5 \text{ V} - 1 \text{ V}) \left[1 - \sqrt{1 - \frac{96}{240}} \right]$$

= 0.90 V

$$P_D = I_{stat}V_{DD}$$

= 768 μ A × 5 V = 3840 μ W \approx 3.8mW

(e)

$$R_{SDP} = V_{SD}/I_{SD}$$

= $(V_{DD} - V_f)/I_{stat}$
= $(5 \text{ V} - 0.90 \text{ V})/0.768 \text{ mA} = 5.34 \text{ k}\Omega$

(f) The low-to-high propagation delay is

$$\begin{array}{lcl} t_{p_{LH}} & = & \frac{1.7C}{k_p' \frac{W_p}{L_p} V_{DD}} \\ & = & \frac{1.7 \times 70 \text{ fF}}{96 \frac{\mu A}{V^2} \times 1 \times 5 \text{ V}} = 0.25 \text{ ns} \end{array}$$

The high-to-low propagation delay is

$$t_{p_{HL}} = \frac{1.7C}{k'_n \frac{W_n}{L_n} V_{DD}}$$

= $\frac{1.7 \times 70 \text{ fF}}{60 \frac{\mu A}{V^2} \times 4 \times 5 \text{ V}} = 0.1 \text{ ns}$

3.23. (a)

$$I_{stat} = \frac{1}{2} k'_p \frac{W_p}{L_p} (V_{DD} - V_T)^2$$
$$= 12 \frac{\mu A}{V^2} \times 1 \times (5 V - 1 V)^2 = 192 \mu A$$

(b) The two NMOS transistors in series can be considered equivalent to a single transistor with twice the length. Thus

$$R_{DS} = 1/\left[k'_n \frac{W_n}{L_n} (V_{GS} - V_T)\right]$$

= $1/\left[0.060 \frac{\text{mA}}{\text{V}^2} \times 2 \times (5 \text{ V} - 1 \text{ V})\right] = 2.08 \text{ k}\Omega$

$$k_p = k_p' \frac{W_p}{L_p} = 24 \frac{\mu A}{V^2}$$
$$k_n = k_n' \frac{W_n}{L_n} = 120 \frac{\mu A}{V^2}$$

$$V_{OL} = V_f = (5 \text{ V} - 1 \text{ V}) \left[1 - \sqrt{1 - \frac{24}{120}} \right]$$

= 0.42 V

$$P_D = I_{stat}V_{DD}$$

= 192 μ A × 5 V = 960 μ W ≈ 1 mW

(*e*)

$$R_{SDP} = V_{SD}/I_{SD}$$

= $(V_{DD} - V_f)/I_{stat}$
= $(5 \text{ V} - 0.42 \text{ V})/0.192 \text{ mA} = 23.9 \text{ k}\Omega$

(f) The low-to-high propagation delay is

$$t_{p_{LH}} = \frac{1.7C}{k'_{p} \frac{W_{p}}{L_{p}} V_{DD}}$$
$$= \frac{1.7 \times 70 \text{ fF}}{24 \frac{\mu A}{V^{2}} \times 1 \times 5 \text{ V}} = 0.99 \text{ ns}$$

The high-to-low propagation delay is

$$\begin{array}{rcl} t_{p_{HL}} & = & \frac{1.7C}{k'_{n}\frac{W_{n}}{L_{n}}V_{DD}} \\ & = & \frac{1.7 \times 70 \text{ fF}}{60\frac{\mu\text{A}}{\text{V}^{2}} \times 2 \times 5 \text{ V}} = 0.2 \text{ ns} \end{array}$$

3.24. (a)

$$I_{stat} = \frac{1}{2} k'_p \frac{W_p}{L_p} (V_{DD} - V_T)^2$$
$$= 12 \frac{\mu A}{V^2} \times 1 \times (5 \text{ V} - 1 \text{ V})^2 = 192 \mu A$$

(b) The two NMOS transistors in parallel can be considered equivalent to a single transistor with twice the width. Thus

$$R_{DS} = 1/\left[k'_n \frac{W_n}{L_n} (V_{GS} - V_T)\right]$$

= $1/\left[0.060 \frac{\text{mA}}{\text{V}^2} \times 8 \times (5 \text{ V} - 1 \text{ V})\right] = 520 \Omega$

$$k_p = k_p' \frac{W_p}{L_p} = 24 \frac{\mu A}{V^2}$$

$$k_n = k_n' \frac{W_n}{L_n} = 480 \frac{\mu A}{V^2}$$

$$V_{OL} = V_f = (5 \text{ V} - 1 \text{ V}) \left[1 - \sqrt{1 - \frac{24}{480}} \right]$$

= 0.10 V

$$P_D = I_{stat}V_{DD}$$

= 192 μ A × 5 V = 960 μ W \approx 1mW

(e)

$$R_{SDP} = V_{SD}/I_{SD}$$

= $(V_{DD} - V_f)/I_{stat}$
= $(5 \text{ V} - 0.10 \text{ V})/0.192 \text{ mA} = 25.5 \text{ k}\Omega$

(f) The low-to-high propagation delay is

$$t_{p_{LH}} = \frac{1.7C}{k_p' \frac{W_p}{L_p} V_{DD}}$$

= $\frac{1.7 \times 70 \text{ fF}}{24 \frac{\mu A}{V^2} \times 1 \times 5 \text{ V}} = 0.99 \text{ ns}$

The high-to-low propagation delay is

$$t_{p_{HL}} = \frac{1.7C}{k'_n \frac{W_n}{L_n} V_{DD}}$$

= $\frac{1.7 \times 70 \text{ fF}}{60 \frac{\mu A}{V^2} \times 8 \times 5 \text{ V}} = 0.05 \text{ ns}$

3.25. (a)

$$NM_H = V_{OH} - V_{IH} = 0.5 \text{ V}$$

 $NM_L = V_{IL} - V_{OL} = 0.7 \text{ V}$

(b)

$$V_{OL} = 8 \times 0.1 \text{ V} = 0.8 \text{ V}$$

 $NM_L = 1 \text{ V} - 0.8 \text{ V} = 0.2 \text{ V}$

- 3.26. Under steady-state conditions, for an n-input CMOS NAND gate the voltage levels V_{OL} and V_{OH} are 0 V and V_{DD} , respectively. No current flows in a CMOS gate in the steady-state. Thus there can be no voltage drop across any of the transistors.
- 3.27. (a)

$$P_{NOT_gate} = fCV^2$$

= 75 MHz × 150 fF × (5 V)² = 281 μ W

(b)
$$P_{total} = 0.2 \times 250,000 \times 281 \,\mu\text{W} = 14 \,\text{W}$$

3.28. (a)

(b)

$$P_{NOT_gate} = fCV^2$$

= 125 MHz × 120 fF × (3.3 V)² = 163 μ W
 $P_{total} = 0.2 \times 250,000 \times 163 \,\mu$ W = 8.2 W

3.29. (a) The high-to-low propagation delay is

$$t_{p_{HL}} = \frac{1.7C}{k_n' \frac{W_n}{L_n} V_{DD}} = \frac{1.7 \times 150 \, \text{fF}}{20 \, \frac{\mu \text{A}}{\text{V}^2} \times 10 \times 5 \, \text{V}} = 0.255 \, \text{ns}$$

(b) The low-to-high propagation delay is

$$t_{p_{LH}} = \frac{1.7C}{k_p' \frac{W_p}{L_p} V_{DD}} = \frac{1.7 \times 150 \, \mathrm{fF}}{8 \, \frac{\mu \mathrm{A}}{\mathrm{V}^2} \times 10 \times 5 \, \mathrm{V}} = 0.638 \, \mathrm{ns}$$

(c) For equivalent high-to-low and low-to-high delays

$$\begin{array}{rcl} t_{p_{HL}} & = & t_{p_{LH}} \\ \frac{1.7C}{k'_n \frac{W_n}{L_n} V_D D} & = & \frac{1.7C}{k'_p \frac{W_p}{L_p} V_D D} \\ & & & \\ \frac{W_p}{L_p} & = & \frac{k'_n}{k'_p} W_n \\ & = & \frac{12.5 \ \mu \text{m}}{0.5 \ \mu \text{m}} \end{array}$$

3.30. (a) The high-to-low propagation delay is

$$t_{p_{HL}} = \frac{1.7C}{k_n' \frac{W_n}{L_-} V_{DD}} = \frac{1.7 \times 150 \, \text{fF}}{40 \, \frac{\mu \text{A}}{V^2} \times 10 \times 3.3 \, \text{V}} = 0.193 \, \text{ns}$$

(b) The low-to-high propagation delay is

$$t_{p_{LH}} = \frac{1.7C}{k_p' \frac{W_p}{L_p} V_{DD}} = \frac{1.7 \times 150 \text{ fF}}{16 \frac{\mu A}{V^2} \times 10 \times 3.3 \text{ V}} = 0.483 \text{ ns}$$

(c) For equivalent high-to-low and low-to-high delays

$$\begin{array}{rcl} t_{p_{HL}} & = & t_{p_{LH}} \\ \frac{1.7C}{k'_{n}\frac{W_{n}}{L_{n}}V_{D}D} & = & \frac{1.7C}{k'_{p}\frac{W_{p}}{L_{p}}V_{D}D} \\ & & & & \\ \frac{W_{p}}{L_{p}} & = & \frac{k'_{n}}{k'_{p}}W_{n} \\ & = & \frac{8.75\,\mu\mathrm{m}}{0.35\,\mu\mathrm{m}} \end{array}$$

- 3.31. The two PMOS transistors in a CMOS NAND gate are connected in parallel. The worst case current to drive the output high happens when only one of these transistors is turned "ON". Thus each transistor has to have the same dimensions as the PMOS transistor in the inverter, namely $\frac{W_p}{L_p} = 4$.
 - The two NMOS transistors are connected in series. If each one had the ratio $\frac{W_n}{L_n}$, then the two transistors could be thought of as one equivalent transistor with a $\frac{W_n}{2L_n}$ ratio. Thus each NMOS transistor must have twice the width of that in the inverter, namely $\frac{W_n}{L_n} = 4$.
- 3.32. The two NMOS transistors in a CMOS NOR gate are connected in parallel. The worst case current to drive the output low happens when only one of these transistors is turned "ON". Thus each transistor has to have the same dimensions as the NMOS transistor in the inverter, namely $\frac{W_n}{L_n} = 2$.
 - The two PMOS transistors are connected in series. If each of these transistors had the ratio $\frac{W_p}{L_p}$, then the two transistors could be thought of as one transistor with a $\frac{W_p}{2L_p}$ ratio. Thus each PMOS transistor must be made twice as wide as that in the inverter, namely $\frac{W_n}{L_n} = 8$.
- 3.33. The worst case path in the PMOS network contains two transistors in series. Thus each PMOS transistor must be twice as wide the transistors in the inverter. The worst case path in the NMOS network also contains two transistors in series. Similarly, each NMOS transistor must be twice as wide as those in the inverter.
- 3.34. The worst case PMOS path contains three transistors in series so each transistor must be three times as wide as the PMOS transistors in the inverter. The worst case NMOS path contains two transistors in series. Thus the NMOS transistors must be two times as wide.
- 3.35. (a) The current flowing through the inverter is equal to the current flowing through the PMOS transistor. We shall assume that the PMOS transistor is operating in the saturation region.

$$I_{stat} = \frac{1}{2} k'_p \frac{W_p}{L_p} (V_{GS} - V_{Tp})^2$$
$$= 120 \frac{\mu A}{V^2} \times ((3.5 \text{ V} - 5 \text{ V}) + 1 \text{ V})^2 = 30 \,\mu\text{A}$$

(b) The current flowing through the NMOS transistor is equal to the static current I_{stat} . Assume that the NMOS transistor is operating in the triode region.

$$I_{stat} = k'_n \frac{W_n}{L_n} \left[(V_{GS} - V_{Tn}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$30 \,\mu\text{A} = 240 \,\frac{\mu\text{A}}{\text{V}^2} \times \left[2.5 \,\text{V} \times V_f - \frac{1}{2} V_f^2 \right]$$


$$1 = 20 V_f - 4 V_f^2$$

Solving this quadratic equation yields $V_f = 0.05 \,\mathrm{V}$. Note that the output voltage V_f satisfies the assumption that the PMOS transistor is operating in the saturation region while the NMOS transistor is operating in the triode region. (c) The static power dissipated in the inverter is


$$P_S = I_{stat}V_{DD} = 30 \,\mu\text{A} \times 5 \,\text{V} = 150 \,\mu\text{W}$$

(d) The static power dissipated by 250,000 inverters.


$$250,000 \times P_s = 37.5 \text{ W}$$




3.37.




3.38.




3.39.



3.40.



3.41.




3.42.

$$\begin{array}{rcl} f_2 & = & m_1 \\ f_2 & = & m_2 \\ f_2 & = & m_4 \\ f_2 & = & m_7 \\ f_2 & = & m_1 + m_2 \\ f_2 & = & m_1 + m_4 \\ f_2 & = & m_1 + m_7 \\ f_2 & = & m_2 + m_4 \\ f_2 & = & m_2 + m_7 \\ f_2 & = & m_2 + m_7 \\ f_2 & = & m_4 + m_7 \\ f_2 & = & m_1 + m_2 + m_4 \\ f_2 & = & m_1 + m_2 + m_7 \\ f_2 & = & m_1 + m_2 + m_7 \\ f_2 & = & m_1 + m_4 + m_7 \\ f_2 & = & m_1 + m_2 + m_4 + m_7 \\ f_2 & = & m_1 + m_2 + m_4 + m_7 \\ f_2 & = & m_1 + m_2 + m_4 + m_7 \end{array}$$

3.43.

$$\begin{array}{rcl} f_2 & = & m_0 \\ f_2 & = & m_3 \\ f_2 & = & m_5 \\ f_2 & = & m_6 \\ f_2 & = & m_0 + m_3 \\ f_2 & = & m_0 + m_5 \\ f_2 & = & m_0 + m_6 \\ f_2 & = & m_3 + m_4 \\ f_2 & = & m_3 + m_6 \\ f_2 & = & m_5 + m_6 \\ f_2 & = & m_0 + m_3 + m_5 \\ f_2 & = & m_0 + m_3 + m_6 \\ f_2 & = & m_0 + m_5 + m_6 \\ f_2 & = & m_0 + m_5 + m_6 \\ f_2 & = & m_0 + m_3 + m_5 + m_6 \\ f_2 & = & m_0 + m_3 + m_5 + m_6 \\ f_2 & = & m_0 + m_3 + m_5 + m_6 \\ f_2 & = & m_0 + m_3 + m_5 + m_6 \\ \end{array}$$

3.44.




3.45. The canonical SOP for f is

$$f = \overline{x}_1 x_2 \overline{x}_3 + \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 \overline{x}_3 + x_1 x_2 \overline{x}_3 + x_1 x_2 x_3$$

This expression can be manipulated into

$$f = \overline{x}_1 x_2 + x_1 \overline{x}_3 + x_1 x_2$$
$$= x_2 + x_1 \overline{x}_3$$

The circuit is



3.46. The canonical SOP for f is

$$f = x_1 x_2 x_4 + x_2 x_3 \overline{x}_4 + \overline{x}_1 \overline{x}_2 \overline{x}_3$$

This expression can be manipulated into

$$f = x_2 \cdot (x_1 x_4 + x_3 \overline{x}_4) + \overline{x}_2 \cdot (\overline{x}_1 \overline{x}_3)$$

Using functional decomposition we have


$$f = x_2 f_1 + \overline{x}_2 f_2$$

where

$$f_1 = x_1 x_4 + x_3 \overline{x}_4$$

$$f_2 = \overline{x}_1 \overline{x}_3$$

The circuit is



3.47. The canonical SOP for f is

$$f = x_1 x_2 x_4 + x_2 x_3 \overline{x}_4 + \overline{x}_1 \overline{x}_2 \overline{x}_3$$

This expression can be manipulated into

$$f = x_2 \cdot (x_1 x_4 + x_3 \overline{x}_4) + \overline{x}_2 \cdot (\overline{x}_1 \overline{x}_3)$$

Using functional decomposition we have


$$f = x_2 f_1 + \overline{x}_2 f_2$$

where

$$f_1 = x_1 x_4 + x_3 \overline{x}_4$$

$$f_2 = \overline{x}_1 \overline{x}_3$$

The function f_1 requires one 2-LUT, while f_2 requires three 2-LUTs. We then need three additional 3-LUTs to realize f, as illustrated in the circuit



3.48.


$$g = \overline{x}_2 x_3$$

$$h = x_1$$


$$j = x_2$$

$$k = x_3$$






(b)




3.50. (a)



(b)

endmodule



- 3.54. The circuit in Figure P3.10 is a two-input XOR gate. Since NMOS transistors are used only to pass logic 0 and PMOS transistors are used only to pass logic 1, the circuit does nor suffer from any major drawbacks.
- 3.55. The circuit in Figure P3.11 is a two-input XOR gate. This circuit has two drawbacks: when both inputs are 0 the PMOS transistor must drive f to 0, resulting in $f = V_T$ volts. Also, when $x_1 = 1$ and $x_2 = 0$, the NMOS transistor must drive the output high, resulting in $f = V_{DD} V_T$.

Chapter 4

```
4.1. SOP form: f = \overline{x}_1 x_2 + \overline{x}_2 x_3
           POS form: f = (\overline{x}_1 + \overline{x}_2)(x_2 + x_3)
  4.2. SOP form: f = x_1\overline{x}_2 + x_1x_3 + \overline{x}_2x_3
           POS form: f = (x_1 + x_3)(x_1 + \overline{x}_2)(\overline{x}_2 + x_3)
  4.3. SOP form: f = \overline{x}_1 x_2 x_3 \overline{x}_4 + x_1 x_2 \overline{x}_3 x_4 + \overline{x}_2 x_3 x_4
           POS form: f = (\overline{x}_1 + x_4)(x_2 + x_3)(\overline{x}_2 + \overline{x}_3 + \overline{x}_4)(x_2 + x_4)(x_1 + x_3)
  4.4. SOP form: f = \overline{x}_2 \overline{x}_3 + \overline{x}_2 \overline{x}_4 + x_2 x_3 x_4
           POS form: f = (\overline{x}_2 + x_3)(x_2 + \overline{x}_3 + \overline{x}_4)(\overline{x}_2 + x_4)
  4.5. SOP form: f = \overline{x}_3\overline{x}_5 + \overline{x}_3x_4 + x_2x_4\overline{x}_5 + \overline{x}_1x_3\overline{x}_4x_5 + x_1x_2\overline{x}_4x_5
           POS form: f = (\overline{x}_3 + x_4 + x_5)(\overline{x}_3 + \overline{x}_4 + \overline{x}_5)(x_2 + \overline{x}_3 + \overline{x}_4)(x_1 + x_3 + x_4 + \overline{x}_5)(\overline{x}_1 + x_2 + x_4 + \overline{x}_5)
  4.6. SOP form: f = \overline{x}_2 x_3 + \overline{x}_1 x_5 + \overline{x}_1 x_3 + \overline{x}_3 \overline{x}_4 + \overline{x}_2 x_5
           POS form: f = (\overline{x}_1 + \overline{x}_2 + \overline{x}_3)(\overline{x}_1 + \overline{x}_2 + \overline{x}_4)(x_3 + \overline{x}_4 + x_5)
  4.7. SOP form: f = x_3 \overline{x_4} \overline{x_5} + \overline{x_3} \overline{x_4} x_5 + x_1 x_4 x_5 + x_1 x_2 x_4 + x_3 x_4 x_5 + \overline{x_2} x_3 x_4 + x_2 \overline{x_3} x_4 \overline{x_5}
           POS form: f = (x_3 + x_4 + x_5)(\overline{x}_3 + x_4 + \overline{x}_5)(x_1 + \overline{x}_2 + \overline{x}_3 + \overline{x}_4 + x_5)
 4.8. f = \sum m(0,7)

f = \sum m(1,6)

f = \sum m(2,5)

f = \sum m(0,1,6)

f = \sum m(0,2,5)
           etc.
  4.9. f = x_1x_2x_3 + x_1x_2x_4 + x_1x_3x_4 + x_2x_3x_4
4.10. SOP form: f = x_1x_2\overline{x}_3 + x_1\overline{x}_2x_4 + x_1x_3\overline{x}_4 + \overline{x}_1x_2x_3 + \overline{x}_1x_3x_4 + x_2\overline{x}_3x_4
           POS form: f = (x_1 + x_2 + x_3)(x_1 + x_2 + x_4)(x_1 + x_3 + x_4)(x_2 + x_3 + x_4)(\overline{x}_1 + \overline{x}_2 + \overline{x}_3 + \overline{x}_4)
           The POS form has lower cost.
4.11. The statement is false. As a counter example consider f(x_1, x_2, x_3) = \sum m(0, 5, 7).
```

Then, the minimum-cost SOP form $f = x_1x_3 + \overline{x}_1\overline{x}_2\overline{x}_3$ is unique.

But, there are two minimum-cost POS forms: $f = (x_1 + \overline{x}_3)(\overline{x}_1 + x_3)(x_1 + \overline{x}_2)$ and $f = (x_1 + \overline{x}_3)(\overline{x}_1 + x_3)(\overline{x}_2 + x_3)$

4.12. If each circuit is implemented separately:

$$\begin{split} f &= \overline{x}_1 \overline{x}_4 + \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 x_4 & \text{Cost} = 15 \\ g &= \overline{x}_1 \overline{x}_3 \overline{x}_4 + \overline{x}_2 x_3 \overline{x}_4 + x_1 \overline{x}_3 x_4 + x_1 x_2 x_4 & \text{Cost} = 21 \end{split}$$

In a combined circuit:

$$f = \overline{x}_2 x_3 \overline{x}_4 + \overline{x}_1 \overline{x}_3 \overline{x}_4 + x_1 \overline{x}_2 \overline{x}_3 x_4 + \overline{x}_1 x_2 x_3$$

$$g = \overline{x}_2 x_3 \overline{x}_4 + \overline{x}_1 \overline{x}_3 \overline{x}_4 + x_1 \overline{x}_2 \overline{x}_3 x_4 + x_1 x_2 x_4$$

The first 3 product terms are shared, hence the total cost is 31.

4.13. If each circuit is implemented separately:

$$f = \overline{x}_1 x_2 x_4 + x_2 x_4 x_5 + x_3 \overline{x}_4 \overline{x}_5 + \overline{x}_1 \overline{x}_2 \overline{x}_4 x_5 \qquad \text{Cost} = 22$$

$$g = \overline{x}_3 \overline{x}_5 + \overline{x}_4 \overline{x}_5 + \overline{x}_1 \overline{x}_2 \overline{x}_4 + \overline{x}_1 x_2 x_4 + x_2 x_4 x_5 \qquad \text{Cost} = 24$$

In a combined circuit:

$$f = \overline{x}_1 x_2 x_4 + x_2 x_4 x_5 + x_3 \overline{x}_4 \overline{x}_5 + \overline{x}_1 \overline{x}_2 \overline{x}_4 x_5$$

$$g = \overline{x}_1 x_2 x_4 + x_2 x_4 x_5 + x_3 \overline{x}_4 \overline{x}_5 + \overline{x}_1 \overline{x}_2 \overline{x}_4 x_5 + \overline{x}_3 \overline{x}_5$$

The first 4 product terms are shared, hence the total cost is 31. Note that in this implementation $f \subseteq g$, thus g can be realized as $g = f + \overline{x}_3 \overline{x}_5$, in which case the total cost is lowered to 28.

4.14.
$$f = (x_3 \uparrow g) \uparrow ((g \uparrow g) \uparrow x_4)$$
 where $g = (x_1 \uparrow (x_2 \uparrow x_2)) \uparrow ((x_1 \uparrow x_1) \uparrow x_2)$

4.15.
$$\overline{f} = (((x_3 \downarrow x_3) \downarrow g) \downarrow ((g \downarrow g) \downarrow (x_4 \downarrow x_4)), \text{ where } g = ((x_1 \downarrow x_1) \downarrow x_2) \downarrow (x_1 \downarrow (x_2 \downarrow x_2)). \text{ Then, } f = \overline{f} \downarrow \overline{f}.$$

4.16.
$$f = (g \uparrow k) \uparrow ((g \uparrow g) \uparrow (k \uparrow k))$$
, where $g = (x_1 \uparrow x_1) \uparrow (x_2 \uparrow x_2) \uparrow (x_5 \uparrow x_5)$ and $k = (x_3 \uparrow (x_4 \uparrow x_4)) \uparrow ((x_3 \uparrow x_3) \uparrow x_4)$

4.17.
$$\overline{f} = (g \downarrow k) \downarrow ((g \downarrow g) \downarrow (k \downarrow k))$$
, where $g = x_1 \downarrow x_2 \downarrow x_5$ and $k = ((x_3 \downarrow x_3) \downarrow x_4) \downarrow (x_3 \downarrow (x_4 \downarrow x_4))$. Then, $f = \overline{f} \downarrow \overline{f}$.

4.18.
$$f = \overline{x}_1(x_2 + x_3)(x_4 + x_5) + x_1(\overline{x}_2 + x_3)(\overline{x}_4 + x_5)$$

4.19.
$$f = x_1 \overline{x}_3 \overline{x}_4 + x_2 \overline{x}_3 \overline{x}_4 + x_1 x_3 x_4 + x_2 x_3 x_4 = (x_1 + x_2) \overline{x}_3 \overline{x}_4 + (x_1 + x_2) x_3 x_4$$

This requires 2 OR and 2 AND gates.

4.20.
$$f = x_1 \cdot q + \overline{x}_1 \cdot \overline{q}$$
, where $q = \overline{x}_3 x_4 + x_3 \overline{x}_4$

4.21
$$f = g \cdot h + \overline{g} \cdot \overline{h}$$
, where $g = x_1 x_2$ and $h = x_3 + x_4$

4.22. Let D(0, 20) be 0 and D(15, 26) be 1. Then decomposition yields:

$$g = x_5(\overline{x}_1 + x_2)$$

$$f = (\overline{x}_3\overline{x}_4 + x_3x_4)g + \overline{x}_3x_4\overline{g} = x_3x_4g + \overline{x}_3\overline{x}_4g + \overline{x}_3x_4\overline{g}$$

$$Cost = 9 + 18 = 27$$

The optimal SOP form is:

$$f=\overline{x}_3x_4\overline{x}_5+\overline{x}_1x_3x_4x_5+x_1\overline{x}_2\overline{x}_3x_4+\overline{x}_1\overline{x}_3\overline{x}_4x_5+x_2\overline{x}_3\overline{x}_4x_5+x_2x_3x_4x_5$$
 Cost = 7 + 29 = 36

4.23. The prime implicants are generated as follows:

]	List 1	
0	0 0 0 0	✓
2 4 8	0 0 1 0 0 1 0 0 1 0 0 0	✓ ✓ ✓
5 9	0 1 0 1 1 0 0 1	\ \ \ \
7	0 1 1 1	✓
15	1 1 1 1	\

The initial prime implicant table is

Prime				Min	term			
implicant	0	2	4	5	7	8	9	15
$p_1 = 0 \ 0 \ x \ 0$	~	✓						
$p_2 = 0 \times 0 0$	√		✓					
$p_3 = x \ 0 \ 0 \ 0$	√					✓		
$p_4 = 0 \ 1 \ 0 \ x$			✓	✓				
$p_5 = 1 \ 0 \ 0 \ x$						✓	✓	
$p_6 = 0 \ 1 \ x \ 1$				✓	✓			
$p_7 = x \ 1 \ 1 \ 1$					✓			✓

List 2

0,2 0,4

0,8 4,5

8,9 5,7

7,15

 $0 \ 0 \ x \ 0$

 $0 \ 1 \ x \ 1$

x 1 1 1

The prime implicants p_1 , p_5 and p_7 are essential. Removing these prime implicants gives

Prime	Minterm
implicant	4 5
p_2	√
p_3	
p_4	✓ ✓
p_6	✓

Since p_4 covers both minterms, the final cover is

$$C = \{p_1, p_4, p_5, p_7\}$$

= \{00x0, 010x, 100x, x111\}

and the function is implemented as

$$f = \overline{x}_1 \overline{x}_2 \overline{x}_4 + \overline{x}_1 x_2 \overline{x}_3 + x_1 \overline{x}_2 \overline{x}_3 + x_2 x_3 x_4$$

4.24. The prime implicants are generated as follows:

]	List 1	
0	0 0 0 0	\ V
4 8	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	\ \ \
3 6 9	0 0 1 1 0 1 1 0 1 0 0 1	\
7 11 13	0 1 1 1 1 0 1 1 1 1 0 1	\ \ \
15	1 1 1 1	V

0,4 0,8	0 x	x 0	0	0	
4,6 8,9	0 1	1	x 0	0 x	
3,7	0	х	1	1	
3,11	X	0	1	1	
6,7	0	1	1	X	
9,11	1	0	X	1	
9,13	1	X	0	1	
7,15	Х	1	1	1	
11,15	1	X	1	1	
13,15	1	1	X	1	

3,7,11,15	x x 1 1
9,11,13,15	1 x x 1

List 3

The initial prime implicant table is

Prime			Mint	erm		
implicant	0	4	6	8	9	15
$p_1 = 0 \times 0 0$	✓	✓				
$p_2 = x \ 0 \ 0 \ 0$	✓			\checkmark		
$p_3 = 0 \ 1 \ x \ 0$		\checkmark	\checkmark			
$p_4 = 1 \ 0 \ 0 \ x$				\checkmark	\checkmark	
$p_5 = 0 \ 1 \ 1 \ x$			\checkmark			
$p_6 = x x 1 1$						\checkmark
$p_7 = 1 \times \times 1$					✓	√

There are no essential prime implicants. Prime implicant p_3 dominates p_5 and their costs are the same, so remove p_5 . Similarly, p_7 dominates p_6 , so remove p_6 . This gives

Prime			Min	term		
implicant	0	4	6	8	9	15
p_1	✓	✓				
p_2	✓			✓		
p_3		✓	✓			
p_4				✓	✓	
p_7					✓	✓

Now, p_3 and p_7 are essential, which leaves

Prime implicant	Minterm 0 8
p_1	✓
p_2	✓ ✓
p_4	✓

Choosing p_2 results in the minimum cost cover

$$C = \{p_2, p_3, p_7\}$$

= \{x000, 01x0, 1xx1\}

and the function is implemented as

$$f = \overline{x}_2 \overline{x}_3 \overline{x}_4 + \overline{x}_1 x_2 \overline{x}_4 + x_1 x_4$$

4.25. The prime implicants are generated as follows:

]	List 1	
0	0 0 0 0	√
4 8	0 1 0 0 1 0 0 0	✓
3 5 9 12	0 0 1 1 0 1 0 1 1 0 0 1 1 1 0 0	<
7 11 13 14	0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0	

	List 2	
0,4	0 x 0 0	V
0,8	x 0 0 0	
4,5	0 1 0 x	√
4,12	x 1 0 0	✓
8,9	1 0 0 x	✓
8,12	1 x 0 0	√
3,7	0 x 1 1	
3,11	x 0 1 1	
5,7	0 1 x 1	
5,13	x 1 0 1	✓
9,11	1 0 x 1	
9,13	1 x 0 1	✓
12,13	1 1 0 x	✓
12,14	1 1 x 0	

0,4,8,12 x x 0 0
1.7.12.12
4,5,12,13 x 1 0 x
8,9,12,13 1 x 0 x

The initial prime implicant table is

Prime			M	linter	m		
implicant	0	3	4	5	7	9	11
$p_1 = 0 \times 1 1$		√			✓		
$p_2 = x \ 0 \ 1 \ 1$		\checkmark					✓
$p_3 = 0 \ 1 \ x \ 1$				\checkmark	\checkmark		
$p_4 = 1 \ 0 \ x \ 1$						\checkmark	✓
$p_5 = \mathbf{x} \ \mathbf{x} \ 0 \ 0$	\checkmark		\checkmark				
$p_6 = x \ 1 \ 0 \ x$			\checkmark	\checkmark			
$p_7 = 1 \times 0 \times$						\checkmark	
$p_8 = 1 \ 1 \ x \ 0$							

Prime implicant p_5 is essential, so remove columns 0 and 4 to get

Prime	Minterm				
implicant	3	5	7	9	11
p_1	✓		✓		
p_2	✓				\checkmark
p_3		\checkmark	\checkmark		
p_4				\checkmark	\checkmark
p_6		\checkmark			
p_7				✓	

Here, p_3 dominates p_6 , and p_4 dominates p_7 ; but costs of p_3 and p_4 are greater than the costs of p_6 and p_7 , respectively. So, use branching. First choose p_3 to be in the final cover, which leads to

Prime implicant	3	linter 9	m 11
p_1	\		
p_2	√		✓
p_4		\checkmark	\checkmark
p_6			
p_7		√	

Now, choose p_2 and p_7 (lower cost than p_4) to cover the remaining minterms. The resulting cover is

$$C = \{p_2, p_3, p_5, p_7\}$$

= \{x011, 01x1, xx00, 1x0x\}

Next, assume that p_3 is not included in the final cover, which leads to

Prime	Minterm							
implicant	3	5	7	9	11			
p_1	✓		✓					
p_2	✓				\checkmark			
p_4				\checkmark	\checkmark			
p_6		\checkmark						
p_7				\checkmark				

Then p_6 is essential. Also, column 3 dominates 7, hence remove 3 giving

Prime	Minterm				
implicant	7	9	11		
p_1	✓				
p_2			\checkmark		
p_4		\checkmark	\checkmark		
p_7		\checkmark			

Choose p_1 and p_4 , which results in the cover

$$C = \{p_1, p_4, p_5, p_6\}$$

= \{0x11, 10x1, xx00, x10x\}

Both covers have the same cost, so choosing the first cover the function can be implemented as

$$f = \overline{x}_2 x_3 x_4 + \overline{x}_1 x_2 x_4 + \overline{x}_3 \overline{x}_4 + x_1 \overline{x}_3$$

Observe that if we had not taken the cost of prime implicants (rows) into account and pursued the dominance of p_3 over p_6 and p_4 over p_7 , then we would have removed p_6 and p_7 giving the following table

Prime	Minterm							
implicant	3	5	7	9	11			
p_1	✓		✓					
p_2	✓				\checkmark			
p_3		\checkmark	\checkmark					
p_4				\checkmark	✓			

Now p_3 and p_4 are essential. Also choose p_1 , so that

$$C = \{p_1, p_3, p_4, p_5\}$$

= \{0x11, 01x1, 10x1, xx00\}

The cost of this cover is greater by one literal compared to both covers derived above.

4.26. Note that $X \# Y = X \cdot \overline{Y}$. Therefore,

$$\begin{array}{rcl} (A \cdot B) \# C & = & A \cdot B \cdot \overline{c} \\ (A \# C) \cdot (B \# C) & = & A \cdot \overline{C} \cdot B \cdot \overline{C} \\ & = & A \cdot B \cdot \overline{C} \end{array}$$

Similarly,

$$\begin{array}{rcl} (A+B)\#C & = & (A+B)\cdot \overline{C} \\ & = & A\cdot \overline{C} + B\cdot \overline{C} \\ (A\#C) + (B\#C) & = & A\cdot \overline{C} + B\cdot \overline{C} \end{array}$$

4.27. The initial cover is $C^0 = \{0000, 0011, 0100, 0101, 0111, 1000, 1001, 1111\}.$

Using the *-product get the prime implicants

 $P = \{00x0, 0x00, x000, 010x, 01x1, 100x, x111\}.$

The minimum cover is $C_{minimum} = \{00x0, 010x, 100x, x111\}$, which corresponds to $f = \overline{x}_1\overline{x}_2\overline{x}_4 + \overline{x}_1x_2\overline{x}_3 + x_1\overline{x}_2\overline{x}_3 + x_2x_3x_4$.

4.28. The initial cover is $C^0 = \{0x0x0, 110xx, x1101, 1001x, 11110, 01x10, 0x011\}$.

Using the *-product get the prime implicants

 $P = \{0x0x0, xx01x, x1x10, 110xx, x10x0, 11x01, x1101\}.$

The minimum cover is $C_{minimum} = \{0x0x0, xx01x, x1x10, 110xx, x1101\}$, which corresponds to $f = \overline{x}_1\overline{x}_3\overline{x}_5 + \overline{x}_3x_4 + x_2x_4\overline{x}_5 + x_1x_2\overline{x}_3 + x_2x_3\overline{x}_4x_5$.

4.29. The initial cover is $C^0 = \{00x0, 100x, x010, 1111, 00x1, 011x\}$.

Using the *-product get the prime implicants $P = \{00xx, 0x1x, x00x, x0x0, x111\}$.

The minimum-cost cover is $C_{minimum} = \{x00x, x0x0, x111\}$, which corresponds to $f = \overline{x}_2\overline{x}_3 + \overline{x}_2\overline{x}_4 + x_2x_3x_4$.

4.30. Expansion of $\overline{x}_1 \overline{x}_2 \overline{x}_3$ gives \overline{x}_1 .

Expansion of $\overline{x}_1 \overline{x}_2 x_3$ gives \overline{x}_1 .

Expansion of $\overline{x}_1 x_2 \overline{x}_3$ gives \overline{x}_1 .

Expansion of $x_1x_2x_3$ gives x_2x_3 .

The set of prime implicants comprises \overline{x}_1 and x_2x_3 .

4.31. Expansion of $\overline{x}_1x_2\overline{x}_3x_4$ gives $x_2\overline{x}_3x_4$ and $\overline{x}_1x_2x_4$.

Expansion of $x_1x_2\overline{x}_3x_4$ gives $x_2\overline{x}_3x_4$.

Expansion of $x_1x_2x_3\overline{x}_4$ gives $x_3\overline{x}_4$.

Expansion of $\overline{x}_1x_2x_3$ gives \overline{x}_1x_3 .

Expansion of \overline{x}_2x_3 gives \overline{x}_2x_3 .

The set of prime implicants comprises $x_2\overline{x}_3x_4$, $\overline{x}_1x_2x_4$, $x_3\overline{x}_4$, \overline{x}_1x_3 , and \overline{x}_2x_3 .

4.32. Representing both functions in the form of Karnaugh map, it is easy to show that f=g. The minimum cost SOP expression is

$$f = g = \overline{x}_2 \overline{x}_3 \overline{x}_5 + \overline{x}_2 x_3 \overline{x}_4 + x_1 x_3 x_4 + x_1 x_2 x_4 x_5.$$

4.33. The cost of the circuit in Figure P4.2 is 11 gates and 30 inputs, for a total of 41. The functions implemented by the circuit can also be realized as

$$f = \overline{x}_1 \overline{x}_2 \overline{x}_4 + x_2 \overline{x}_3 \overline{x}_4 + \overline{x}_1 x_3 x_4 + x_1 x_4$$

$$g = \overline{x}_1 \overline{x}_2 \overline{x}_4 + x_2 \overline{x}_3 \overline{x}_4 + \overline{x}_1 x_3 x_4 + \overline{x}_2 x_4 + x_3 \overline{x}_4$$

The first three product terms in f and g are the same; therefore, they can be shared. Then, the cost of implementing f and g is 8 gates and 24 inputs, for a total of 32.

4.34. The cost of the circuit in Figure P4.3 is 11 gates and 26 inputs, for a total of 37. The functions implemented by the circuit can also be realized as

```
f = (\overline{x}_2 \uparrow x_4) \uparrow (\overline{x}_1 \uparrow x_2 \uparrow x_3) \uparrow (x_1 \uparrow \overline{x}_2 \uparrow x_3) \uparrow (\overline{x}_2 \uparrow \overline{x}_3)
g = (\overline{x}_2 \uparrow x_4) \uparrow (\overline{x}_1 \uparrow x_2 \uparrow x_3) \uparrow (x_1 \uparrow \overline{x}_2 \uparrow x_3) \uparrow (\overline{x}_1 \uparrow \overline{x}_1)
```

The first three NAND terms in f and g are the same; therefore, they can be shared. Then, the cost of implementing f and g is 7 gates and 20 inputs, for a total of 27.

4.35. Using gate level primitives, the circuit in Figure 4.25b can be implemented using the code

```
module prob4_35 (x1, x2, x3, x4, x5, f);
input x1, x2, x3, x4, x5;
output f;

or (g, x1, x2, x5);
not (notx3, x3);
not (notx4, x4);
and (a, x3, notx4);
and (b, notx3, x4);
or (k, a, b);
and (c, g, k);
not (notg, g);
not (notk, k);
and (d, notg, notk);
or (f, c, d);
```

endmodule

4.36. Using continuous assignment, the circuit in Figure 4.25b can be implemented using the code

```
\label{eq:module_prob4_36} \begin{split} & \textbf{module} \  \, \text{prob4\_36} \, (x1,\, x2,\, x3,\, x4,\, x5,\, f); \\ & \textbf{input} \  \, x1,\, x2,\, x3,\, x4,\, x5; \\ & \textbf{output} \  \, f; \\ & \textbf{wire} \, g,\, k; \\ & \textbf{assign} \, g = (x1 \mid x2 \mid x5); \\ & \textbf{assign} \, k = (x3 \,\&\, \sim\! x4) \mid (\sim\! x3 \,\&\, x4); \\ & \textbf{assign} \, f = (g \,\&\, k) \mid (\sim\! g \,\&\, \sim\! k); \end{split}
```

endmodule

4.37. Using gate level primitives, the circuit in Figure 4.27c can be implemented using the code

```
module prob4_37 (x1, x2, x3, x4, x5, x6, x7, f);
input x1, x2, x3, x4, x5, x6, x7;
output f;

nand (a, x1, x1);
nand (b, x2, x3);
nand (c, a, b);
nand (d, x5, x5);
nand (e, x6, x6);
nand (g, d, e);
nand (h, x4, g);
nand (j, x7, x7);
nand (k, h, j);
nand (m, c, k);
nand (f, m, m);
```

end module

4.38. Using continuous assignment, the circuit in Figure 4.27c can be implemented using the code

endmodule

4.39. Using gate level primitives, the circuit in Figure 4.28b can be implemented using the code

```
module prob4_39 (x1, x2, x3, x4, x5, x6, x7, f);
input x1, x2, x3, x4, x5, x6, x7;
output f;

nor (a, x2, x2);
nor (b, x3, x3);
nor (c, a, b);
nor (d, x1, c);
nor (e, x4, x4);
nor (g, x5, x6);
nor (h, e, g);
nor (k, h, x7);
nor (f, d, k);
```

endmodule

4.40. Using continuous assignment, the circuit in Figure 4.27c can be implemented using the code

```
\label{eq:module_prob4_40} \begin{split} & \textbf{module} \  \, \text{prob4\_40} \, (x1,\, x2,\, x3,\, x4,\, x5,\, x6,\, x7,\, f); \\ & \textbf{input} \  \, x1,\, x2,\, x3,\, x4,\, x5,\, x6,\, x7; \\ & \textbf{output} \  \, f; \\ & \textbf{wire} \, a,\, b; \\ & \textbf{assign} \, \, a = \sim & (x1 \mid \sim (\sim & x2 \mid \sim & x3)); \\ & \textbf{assign} \, \, b = \sim & (\sim (\sim & x4 \mid \sim & (x5 \mid x6)) \mid x7); \\ & \textbf{assign} \, \, f = \sim & (a \mid b); \end{split}
```

endmodule

4.41. Using the POS expression

$$f = (x_1 + x_2 + \overline{x}_3 + \overline{x}_4)(x_1 + \overline{x}_2 + \overline{x}_3 + x_4)(\overline{x}_1 + x_2 + \overline{x}_3 + x_4)(\overline{x}_1 + \overline{x}_2 + x_3 + \overline{x}_4)$$

the function can be implemented using the code

```
module prob4_41 (x1, x2, x3, x4, f);
input x1, x2, x3, x4;
output f;

not (notx1, x1);
not (notx2, x2);
not (notx3, x3);
not (notx4, x4);
or (a, x1, x2, notx3, notx4);
or (b, x1, notx2, notx3, x4);
or (c, notx1, x2, notx3, x4);
or (d, notx1, notx2, x3, notx4);
and (f, a, b, c, d);
```

endmodule

4.42. Using the POS expression

```
f = (x_1 + x_2 + \overline{x}_3 + \overline{x}_4)(x_1 + \overline{x}_2 + \overline{x}_3 + x_4)(\overline{x}_1 + x_2 + \overline{x}_3 + x_4)(\overline{x}_1 + \overline{x}_2 + x_3 + \overline{x}_4)
```

the function can be implemented using the code

```
\begin{tabular}{lll} \textbf{module} & prob4.42 & (x1, x2, x3, x4, f); \\ & \textbf{input} & x1, x2, x3, x4; \\ & \textbf{output} & f; \\ \\ \textbf{assign} & f = (x1 \mid x2 \mid \sim\!x3 \mid \sim\!x4) & (x1 \mid \sim\!x2 \mid \sim\!x3 \mid x4) & \\ & (\sim\!x1 \mid x2 \mid \sim\!x3 \mid x4) & (\sim\!x1 \mid \sim\!x2 \mid x3 \mid \sim\!x4); \\ \end{tabular}
```

endmodule

4.43. The simplest expression is

$$f = \overline{x}_1 \overline{x}_3 + x_2 x_3 (x_1 + x_4)$$

which can be implemented using the code

```
module prob4_43 (x1, x2, x3, x4, f);
input x1, x2, x3, x4;
output f;

not (notx1, x1);
not (notx3, x3);
and (a, notx1, notx3);
or (b, x1, x4);
and (c, x2, x3, b);
or (f, a, c);
```

endmodule

4.44. The simplest expression is

$$f = \overline{x}_1 \overline{x}_3 + x_2 x_3 (x_1 + x_4)$$

which can be implemented using the code

```
\label{eq:module_prob4_4} \begin{split} & \textbf{module} \  \  prob4\_44 \  \, (x1,\,x2,\,x3,\,x4,\,f); \\ & \textbf{input} \  \, x1,\,x2,\,x3,\,x4; \\ & \textbf{output} \  \, f; \\ & \textbf{assign} \  \, f = (\sim\!x1 \ \& \sim\!x3) \mid (x2 \ \& \ x3 \ \& \ (x1 \mid x4)); \\ & \textbf{endmodule} \end{split}
```

4.45. The simplest expression is

$$f = (\overline{x}_1 + x_3)(x_1 + \overline{x}_2 + \overline{x}_3 + x_4)$$

which can be implemented using the code

```
module prob4_45 (x1, x2, x3, x4, f);
input x1, x2, x3, x4;
output f;

not (notx1, x1);
not (notx2, x2);
not (notx3, x3);
or (a, notx1, x3);
or (b, x1, notx2, notx3, x4);
and (f, a, b);
```

endmodule

4.46. The simplest expression is

$$f = (\overline{x}_1 + x_3)(x_1 + \overline{x}_2 + \overline{x}_3 + x_4)$$

which can be implemented using the code

```
\label{eq:module_prob4_46} \begin{split} & \textbf{module} \  \  \, \text{prob4\_46} \  \, (x1,\,x2,\,x3,\,x4,\,f); \\ & \textbf{input} \  \  \, x1,\,x2,\,x3,\,x4; \\ & \textbf{output} \  \  \, f; \\ & \textbf{assign} \  \, f = (\sim\!x1\mid x3) \  \, \& \  \, (x1\mid \sim\!x2\mid \sim\!x3\mid x4); \end{split}
```

endmodule

4.47. The simplest expression is

$$f = (x_2 + \overline{x}_3)(\overline{x}_1 + \overline{x}_3 + x_4)$$

which can be implemented using the code

```
module prob4_47 (x1, x2, x3, x4, f);
input x1, x2, x3, x4;
output f;

not (notx1, x1);
not (notx3, x3);
or (a, x2, notx3);
or (b, notx1, notx3, x4);
and (f, a, b);
```

endmodule

4.48. The simplest expression is

$$f = (x_2 + \overline{x}_3)(\overline{x}_1 + \overline{x}_3 + x_4)$$

which can be implemented using the code

```
\label{eq:continuous} \begin{split} & \text{module} \  \  \text{prob4\_47} \  \, (x1,\, x2,\, x3,\, x4,\, f); \\ & \text{input} \  \  \, x1,\, x2,\, x3,\, x4; \\ & \text{output} \  \  \, f; \\ & \text{assign} \  \, f = (x2\mid \sim\! x3) \  \& \  \, (\sim\! x1\mid \sim\! x3\mid x4); \\ & \text{endmodule} \end{split}
```

Chapter 5

- 5.1. (a) 478
 - (b) 743
 - (c) 2025
 - (d) 41567
 - (e) 61680
- 5.2. (a) 478
 - (b) -280
 - (c) -1
- 5.3. (a) 478
 - (b) -281
 - (c) -2
- 5.4. The numbers are represented as follows:

Decimal	Sign and Magnitude	1's Complement	2's Complement
73	000001001001	000001001001	000001001001
1906	011101110010	011101110010	011101110010
-95	100001011111	111110100000	111110100001
-1630	1110010111110	100110100001	100110100010

5.5. The results of the operations are:

Arithmetic overflow occurs in example e; note that the pattern 10011111 represents -97 rather than +159.

5.6. The associativity of the XOR operation can be shown as follows:

$$\begin{array}{rcl} x \oplus (y \oplus z) & = & x \oplus (\overline{y}z + y\overline{z}) \\ & = & \overline{x}(\overline{y}z + y\overline{z}) + x(\overline{y} \cdot \overline{z} + yz) \\ & = & \overline{x} \cdot \overline{y}z + \overline{x}y\overline{z} + x\overline{y} \cdot \overline{z} + xyz \end{array}$$

$$(x \oplus y) \oplus z & = & (\overline{x}y + x\overline{y}) \oplus z \\ & = & (\overline{x} \cdot \overline{y} + xy)z + (\overline{x}y + x\overline{y})\overline{z} \\ & = & \overline{x} \cdot \overline{y}z + xyz + \overline{x}y\overline{z} + x\overline{y} \cdot \overline{z} \end{array}$$

The two SOP expressions are the same.

5.7. In the circuit of Figure 5.5b, we have:

$$s_{i} = (x_{i} \oplus y_{i}) \oplus c_{i}$$

$$= x_{i} \oplus y_{i} \oplus c_{i}$$

$$c_{i+1} = (x_{i} \oplus y_{i})c_{i} + x_{i}y_{i}$$

$$= (\overline{x}_{i}y_{i} + x_{i}\overline{y}_{i})c_{i} + x_{i}y_{i}$$

$$= \overline{x}_{i}y_{i}c_{i} + x_{i}\overline{y}_{i}c_{i} + x_{i}y_{i}$$

$$= y_{i}c_{i} + x_{i}c_{i} + x_{i}y_{i}$$

The expressions for s_i and c_{i+1} are the same as those derived in Figure 5.4b.

- 5.8. We will give a descriptive proof for ease of understanding. The 2's complement of a given number can be found by adding 1 to the 1's complement of the number. Suppose that the number has k 0s in the least-significant bit positions, $b_{k-1} \dots b_0$, and it has $b_k = 1$. When this number is converted to its 1's complement, each of these k bits has the value 1. Adding 1 to this string of 1s produces $b_k b_{k-1} b_{k-2} \dots b_0 = 100 \dots 0$. This result is equivalent to copying the k 0s and the first 1 (in bit position b_k) encountered when the number is scanned from right to left. Suppose that the most-significant n-k bits, $b_{n-1}b_{n-2} \dots b_k$, have some pattern of 0s and 1s, but $b_k = 1$. In the 1's complement this pattern will be complemented in each bit position, which will include $b_k = 0$. Now, adding 1 to the entire n-bit number will make $b_k = 1$, but no further carries will be generated; therefore, the complemented bits in positions $b_{n-1}b_{n-2} \dots b_{k+1}$ will remain unchanged.
- 5.9. Construct the truth table

	x_{n-1}	y_{n-1}	c_{n-1}	c_n	s_{n-1} (sign bit)	Overflow
	0	0	0	0	0	0
	0	0	1	0	1	1
	0	1	0	0	1	0
	0	1	1	1	0	0
	1	0	0	0	1	0
	1	0	1	1	0	0
	1	1	0	1	0	1
l	1	1	1	1	1	0

Note that overflow cannot occur when two numbers with opposite signs are added. From the truth table the overflow expression is

$$Overflow = \overline{c}_n c_{n-1} + c_n \overline{c}_{n-1} = c_n \oplus c_{n-1}$$

5.10. Since $s_k = x_k \oplus y_k \oplus c_k$, it follows that


$$x_k \oplus y_k \oplus s_k = (x_k \oplus y_k) \oplus (x_k \oplus y_k \oplus c_k)$$

$$= (x_k \oplus y_k) \oplus (x_k \oplus y_k) \oplus c_k$$

$$= 0 \oplus c_k$$

$$= c_k$$

- 5.11. Yes, it works. The NOT gate that produces c_i is not needed in stages where i > 0. The drawback is "poor" propagation of $\overline{c}_i = 1$ through the topmost NMOS transistor. The positive aspect is fewer transistors needed to produce \overline{c}_{i+1} .
- 5.12. From Expression 5.4, each c_i requires i AND gates and one OR gate. Therefore, to determine all c_i signals we need $\sum_{i=1}^{n} (i+1) = (n^2+3n)/2$ gates. In addition to this, we need 3n gates to generate all g, p, and s functions. Therefore, a total of $(n^2+9n)/2$ gates are needed.
- 5.13. 84 gates.
- 5.14. The circuit for a 4-bit version of the adder based on the hierarchical structure in Figure 5.18 is constructed as follows:




Blocks 0 and 1 have the structure similar to the circuit in Figure 5.16. The overall circuit is given by the expressions

$$\begin{array}{rcl} p_i & = & x_i + y_i \\ g_i & = & x_i y_i \\ P_0 & = & p_1 p_0 \\ G_0 & = & g_1 + p_1 g_0 \end{array}$$

 $P_1 = p_3p_2$ $G_1 = g_3 + p_3g_2$ $c_2 = G_0 + P_0c_0$ $c_4 = G_1 + P_1G_0 + P_1P_0c_0$

5.15. The longest path, which causes the critical delay, is from the inputs m_0 and m_1 to the output p_7 , indicated by the dashed path in the following copy of Figure 5.33a:



Propagation through the block A involves one gate delay in the AND gate shown in Figure 5.33b and two gate delays to generate the carry-out in the full-adder. Then, in each of the blocks B, C, D, E, F, G, and H, two more gate delays are needed to generate the carry-out signals in the circuits depicted by Figure 5.33c. Therefore, the total delay along the critical path is 17 gate delays.

5.16. The 4×4 multiplier in Figure 5.36 can be implemented as follows:

```
module fig5_36 (M, Q, P);
   input [3:0] M, Q;
   output [7:0] P;
   wire [3:1] Ctop, Csecond, Cbottom;
   wire [5:2] PP1;
   wire [6:3] PP2;
   assign P[0] = M[0] & Q[0];
   fig5_36b toprow_stage0 (M[1], M[0], Q[1], Q[0], 0, Ctop[1], P[1]);
   fig5_36b toprow_stage1 (M[2], M[1], Q[1], Q[0], Ctop[1], Ctop[2], PP1[2]);
   fig5_36b toprow_stage2 (M[3], M[2], Q[1], Q[0], Ctop[2], Ctop[3], PP1[3]);
   fig5_36b toprow_stage3 (0, M[3], Q[1], Q[0], Ctop[3], PP1[5], PP1[4]);
   fig5_36c secondrow_stage0 (PP1[2], M[0], Q[2], 0, Csecond[1], P[2]);
   fig5_36c secondrow_stage1 (PP1[3], M[1], Q[2], Csecond[1], Csecond[2], PP2[3]);
   fig5_36c secondrow_stage2 (PP1[4], M[2], Q[2], Csecond[2], Csecond[3], PP2[4]);
   fig5_36c secondrow_stage3 (PP1[5], M[3], Q[2], Csecond[3], PP2[6], PP2[5]);
   fig5_36c bottomrow_stage0 (PP2[3], M[0], Q[3], 0, Cbottom[1], P[3]);
   fig5_36c bottomrow_stage1 (PP2[4], M[1], Q[3], Cbottom[1], Cbottom[2], P[4]);
   fig5_36c bottomrow_stage2 (PP2[5], M[2], Q[3], Cbottom[2], Cbottom[3], P[5]);
   fig5_36c bottomrow_stage3 (PP2[6], M[3], Q[3], Cbottom[3], P[7], P[6]);
endmodule
module fig5_36b (m_k1, m_k, q1, q0, Cin, Cout, s);
   input m_k1, m_k, q1, q0, Cin;
   output Cout, s;
   wire x, y;
   assign x = m_k 1 \& q0;
   assign y = m_k \& q1;
  fulladd FA (Cin, x, y, s, Cout);
endmodule
module fig5_36c (ppi_k1, m_k, qj, Cin, Cout, s);
   input ppi_k1, m_k, qj, Cin;
   output Cout, s;
   wire y;
   assign y = m_k \& qj;
   fulladd FA (Cin, ppi_k1, y, s, Cout);
endmodule
module fulladd (Cin, x, y, s, Cout);
   input Cin, x, y;
   output s, Cout;
   reg s, Cout;
  always @(x or y or Cin)
      {Cout, s} = x + y + Cin;
endmodule
```

- 5.17. The code in Figure P5.2 represents a multiplier. It multiplies the lower two bits of *Input* by the upper two bits of *Input*, producing the four-bit *Output*. The style of code is poor, because it is not readily apparent what is being described.
- 5.18. Let $Y=y_3y_2y_1y_0$ be the 9's complement of the BCD digit $X=x_3x_2x_1x_0$. Then, Y is defined by the truth table

x_3	x_2	x_1	x_0	y_3	y_2	y_1	y_0
0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	0	1	1
0	1	1	1	0	0	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0

This gives

$$y_0 = \overline{x}_0$$

$$y_1 = x_1$$

$$y_2 = \overline{x}_2 x_1 + x_2 \overline{x}_1$$


$$y_3 = \overline{x}_3 \overline{x}_2 \overline{x}_1$$

5.19. BCD subtraction can be performed using 10's complement representation, using an approach that is similar to 2's complement subtraction. Note that 10's and 2's complements are the radix complements in number systems where the radices are 10 and 2, respectively. Let X and Y be BCD numbers given in 10's complement representation, such that the sign (left-most) BCD digit is 0 for positive numbers and 9 for negative numbers. Then, the subtraction operation S = X - Y is performed by finding the 10's complement of Y and adding it to X, ignoring any carry-out from the sign-digit position.

For example, let X = 068 and Y = 043. Then, the 10's complement of Y is 957, and S' = 068 + 957 = 1025. Dropping the carry-out of 1 from the sign-digit position gives S = 025.

As another example, let X=032 and Y=043. Then, S=032+957=989, which represents -11_{10} .

The 10's complement of Y can be formed by adding 1 to the 9's complement of Y. Therefore, a circuit that can add and subtract BCD operands can be designed as follows:




For the 9's complementer one can use the circuit designed in problem 5.18. The BCD adder is a circuit based on the approach illustrated in Figure 5.40.


5.20. A possible Verilog code is

```
module bcdaddsubtract (A, B, D, Add_Sub, carryout);
  input [15:0] A, B;
  input Add_Sub;
  output [15:0] D;
  output carryout;
  reg [15:0] Bmux;
  wire [15:0] Bnot;
  wire [3:1] C;
  complement_digit dig0 (B[3:0], Bnot[3:0]);
  complement_digit dig1 (B[7:4], Bnot[7:4]);
  complement_digit dig2 (B[11:8], Bnot[11:8]);
  complement_digit dig3 (B[15:12], Bnot[15:12]);
  always @(B or Bnot or Add_Sub)
     if (Add_Sub == 0) Bmux = B;
     else Bmux = Bnot;
  bcdadd stage0 (Add_Sub, A[3:0], Bmux[3:0], D[3:0], C[1]);
  bcdadd stage1 (C[1], A[7:4], Bmux[7:4], D[7:4], C[2]);
  bcdadd stage2 (C[2], A[11:8], Bmux[11:8], D[11:8], C[3]);
  bcdadd stage3 (C[3], A[15:12], Bmux[15:12], D[15:12], carryout);
endmodule
module complement_digit (W, Wnot);
  input [3:0] W;
  output [3:0] Wnot;
  assign Wnot[0] = \simW[0];
  assign Wnot[1] = W[1];
  assign Wnot[2] = (\sim W[2] \& W[1]) | (W[2] \& \sim W[1]);
  assign Wnot[3] = \simW[3] & \simW[2] & \simW[1];
endmodule
module bcdadd (Cin, X, Y, S, Cout);
  input Cin;
  input [3:0] X, Y;
  output [3:0] S;
  output Cout;
  reg [3:0] S;
  reg Cout;
  reg [4:0] Z;
  always @(X or Y or Cin)
  begin
     Z = X + Y + Cin;
     if (Z < 10) {Cout, S} = Z;
     else \{Cout, S\} = Z + 6;
  end
endmodule
```


5.21. A full-adder circuit can be used, such that two of the bits of the number are connected as inputs x and y, while the third bit is connected as the carry-in. Then, the carry-out and sum bits will indicate how many input bits are equal to 1.




5.22. Using the approach explained in the solution to problem 5.21, the desired circuit can be built as follows:



5.23. Using the approach explained in the solutions to problems 5.21 and 5.22, the desired circuit can be built as follows:



5.24. The graphical representation is



For example, the addition -3 + (+5) = 2 involves starting at 997 (= -3) and going clockwise 5 numbers, which gives the result 002 (= +2). Similarly, the subtraction 4 - (+8) = -4 involves starting at 004 (= +4) and going counterclockwise 8 numbers, which gives the result 996 (= -4).

5.25. The ternary half-adder in Figure P5.3 can be defined using binary-encoded signals as follows:

	A	I	3	Carry	St	ım
a_1	a_0	b_1	b_0	c_{out}	s_1	s_0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
1	0	0	0	0	1	0
1	0	0	1	1	0	0
1	0	1	0	1	0	1

The remaining 7 (out of 16) valuations, where either $a_1 = a_0 = 1$, or $b_1 = b_0 = 1$, can be treated as don't care conditions. Then, the minimum cost expressions are:

$$\begin{array}{rcl} c_{out} & = & a_0b_1 + a_1b_1 + a_1b_0 \\ s_1 & = & a_0b_0 + \overline{a}_1\overline{a}_0b_1 + a_1\overline{b}_1\overline{b}_0 \\ s_0 & = & a_1b_1 + \overline{a}_1\overline{a}_0b_0 + a_0\overline{b}_1\overline{b}_0 \end{array}$$

5.26. Ternary full-adder is defined by the truth table:

c_{in}	A	В	c_{out}	Sum
0	0	0	0	0
0	0	1	0	1
0	0	2	0	1 2
0 0 0 0	1	2	0	1 2 0 2 0
0	1	1 2 0	0	2
0	1	2	1	0
0	2	0	0	2
0 0 0	2	1	1	0
0	2	1 2 0 1 2 0	1	1
1	0	0	0	1
1	0	1	0	2
1	0	2	1	0
1	1	0	0	1 2 0 2 0
1	1	1	1	0
1	1	2	1	1
1	2	2	1	0
1	2	1	1	1 2
1	2	2	1	2


Using binary-encoded signals for this full-adder gives the following truth table:

	A	4	I	3		Sı	ım
c_{in}	a_1	a_0	b_1	b_0	c_{out}	s_1	s_0
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	1
0	0	1	0	1	0	1	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	1
1	0	0	0	0	0	0	1
1	0	0	0	1	0	1	0
1	0	0	1	0	1	0	0
1	0	1	0	0	0	1	0
1	0	1	0	1	1	0	0
1	0	1	1	0	1	0	1
1	1	0	0	0	1	0	0
1	1	0	0	1	1	0	1
1	1	0	1	0	1	1	0

Treating the 14 (out of 32) valuations where either $a_1 = a_0 = 1$ or $b_1 = b_0 = 1$ as don't care conditions, leads to the minimum cost expressions


$$\begin{array}{rcl} c_{out} & = & a_0b_1 + a_1b_0 + a_1b_1 + a_1c_{in} + b_1c_{in} + a_0b_0c_{in} \\ s_1 & = & a_0b_0\overline{c}_{in} + \overline{a}_1\overline{a}_0b_1\overline{c}_{in} + a_1\overline{b}_1\overline{b}_0\overline{c}_{in} + a_1b_1c_{in} + \overline{a}_1\overline{a}_0b_0c_{in} + a_0\overline{b}_1\overline{b}_0c_{in} \\ s_0 & = & a_1b_1\overline{c}_{in} + \overline{a}_1\overline{a}_0b_0\overline{c}_{in} + a_0\overline{b}_1\overline{b}_0\overline{c}_{in} + a_1b_0c_{in} + a_0b_1c_{in} + \overline{a}_1\overline{a}_0\overline{b}_1\overline{b}_0c_{in} \end{array}$$

5.27. The subtractions 26 - 27 = 99 and 18 - 34 = 84 make sense if the two-digit numbers 00 to 99 are interpreted so that the numbers 00 to 49 are positive integers from 0 to +49, while the numbers 50 to 99 are negative integers from -50 to -1. This scheme can be illustrated graphically as follows:




Chapter 6


6.1.




6.2.





6.3.





6.4.






6.5. The function f can be expressed as

$$f = \overline{w}_1 \overline{w}_2 \overline{w}_3 + \overline{w}_1 w_2 \overline{w}_3 + \overline{w}_1 w_2 w_3 + w_1 w_2 \overline{w}_3$$

Expansion in terms of w_1 produces

$$f = \overline{w}_1(w_2 + \overline{w}_3) + w_1(w_2\overline{w}_3)$$

The corresponding circuit is




6.6. The function f can be expressed as

$$f = \overline{w}_1 \overline{w}_2 \overline{w}_3 + w_1 \overline{w}_2 \overline{w}_3 + w_1 w_2 \overline{w}_3 + w_1 w_2 w_3$$

Expansion in terms of w_2 produces

$$f = \overline{w}_2(\overline{w}_3) + w_2(w_1)$$

The corresponding circuit is



6.7. Expansion in terms of w_2 gives

$$f = \overline{w}_2(1 + \overline{w}_1\overline{w}_3 + w_1w_3) + w_2(\overline{w}_1\overline{w}_3 + w_1w_3)$$
$$= \overline{w}_1\overline{w}_2\overline{w}_3 + w_1\overline{w}_2w_3 + \overline{w}_2 + \overline{w}_1w_2\overline{w}_3 + w_1w_2w_3$$

Further expansion in terms of w_1 gives

$$f = \overline{w}_1(w_2\overline{w}_3 + \overline{w}_2\overline{w}_3 + \overline{w}_2) + w_1(w_2w_3 + \overline{w}_2w_3 + \overline{w}_2)$$
$$= \overline{w}_1w_2\overline{w}_3 + \overline{w}_1\overline{w}_2\overline{w}_3 + \overline{w}_1\overline{w}_2 + w_1w_2w_3 + w_1\overline{w}_2w_3 + w_1\overline{w}_2$$

Further expansion in terms of w_3 gives

$$f = \overline{w}_3(\overline{w}_1w_2 + \overline{w}_1\overline{w}_2 + \overline{w}_1\overline{w}_2 + w_1\overline{w}_2) + w_3(w_1w_2 + w_1\overline{w}_2 + w_1\overline{w}_2 + \overline{w}_1\overline{w}_2)$$
$$= \overline{w}_1w_2\overline{w}_3 + \overline{w}_1\overline{w}_2\overline{w}_3 + w_1\overline{w}_2\overline{w}_3 + w_1\overline{w}_2w_3 + w_1\overline{w}_2w_3 + \overline{w}_1\overline{w}_2w_3$$

6.8. Expansion in terms of w_1 gives

$$f = \overline{w}_1 w_2 + \overline{w}_1 \overline{w}_3 + w_1 w_2$$

Further expansion in terms of w_2 gives

$$f = \overline{w}_2(\overline{w}_1\overline{w}_3) + w_2(w_1 + \overline{w}_1 + \overline{w}_1\overline{w}_3)$$
$$= \overline{w}_1w_2 + \overline{w}_1w_2\overline{w}_3 + \overline{w}_1\overline{w}_2\overline{w}_3 + w_1w_2$$

Further expansion in terms of w_3 gives

$$f = \overline{w}_3(\overline{w}_1\overline{w}_2 + w_1w_2 + \overline{w}_1w_2 + \overline{w}_1w_2) + w_3(w_1w_2 + \overline{w}_1w_2)$$
$$= \overline{w}_1\overline{w}_2\overline{w}_3 + w_1w_2\overline{w}_3 + \overline{w}_1w_2\overline{w}_3 + \overline{w}_1w_2w_3 + w_1w_2w_3$$

6.9. Proof of Shannon's expansion theorem

$$f(x_1, x_2, ..., x_n) = \overline{x}_1 \cdot f(0, x_2, ..., x_n) + x_1 \cdot f(1, x_2, ..., x_n)$$

This theorem can be proved using *perfect induction*, by showing that the expression is true for every possible value of x_1 . Since x_1 is a boolean variable, we need to look at only two cases: $x_1 = 0$ and $x_1 = 1$.

Setting $x_1 = 0$ in the above expression, we have:

$$f(0, x_2, ..., x_n) = 1 \cdot f(0, x_2, ..., x_n) + 0 \cdot f(1, x_2, ..., x_n)$$

= $f(0, x_2, ..., x_n)$

Setting $x_1 = 1$, we have:

$$f(1, x_2, ..., x_n) = 0 \cdot f(0, x_2, ..., x_n) + 1 \cdot f(1, x_2, ..., x_n)$$

= $f(1, x_2, ..., x_n)$

This proof can be performed for any arbitrary x_i in the same manner.

6.10. Derivation using f:

$$\overline{f} = \overline{w}\overline{f}_{\overline{w}} + w\overline{f}_{w}$$

$$f = \left(\overline{w}\overline{f}_{\overline{w}} + w\overline{f}_{w}\right)$$

$$= \left(\overline{w}\overline{f}_{\overline{w}}\right) \cdot \left(\overline{w}\overline{f}_{w}\right)$$

$$= (w + f_{\overline{w}})(\overline{w} + f_{w})$$


6.11. Expansion in terms of w_2 gives

$$f = \overline{w}_2(\overline{w}_1 + \overline{w}_3) + w_2(w_1w_3)$$

Letting $g = \overline{w}_1 + \overline{w}_3$, we have

$$f = \overline{w}_2 g + w_2 \overline{g}$$

The corresponding circuit is



6.12. Expansion of f in terms of w_2 gives

$$f = \overline{w}_2(\overline{w}_1 + \overline{w}_3) + w_2(w_1w_3)$$
$$= w_2 \oplus (\overline{w}_1 + \overline{w}_3)$$
$$= w_2 \oplus \overline{w}_1w_3$$

The cost of this multilevel circuit is 2 gates + 4 inputs = 6.

6.13. Using Shannon's expansion in terms of w_2 we have

$$f = \overline{w}_2(\overline{w}_3 + \overline{w}_1w_4) + w_2(w_3\overline{w}_4 + w_1w_3)$$
$$= \overline{w}_2(\overline{w}_3 + \overline{w}_1w_4) + w_2(w_3(w_1 + \overline{w}_4))$$

If we let $g = \overline{w}_3 + \overline{w}_1 w_4$, then

$$f = \overline{w}_2 g + w_2 \overline{g}$$

Thus, two 3-LUTs are needed to implement f.

6.14. Any number of 5-variable functions can be implemented by using two 4-LUTs. For example, if we cascade the two 4-LUTs by connecting the output of one 4-LUT to an input of the other, then we can realize any function of the form


$$f = f_1(w_1, w_2, w_3, w_4) + w_5$$

$$f = f_1(w_1, w_2, w_3, w_4) \cdot w_5$$

6.15. Expressing f in the form

$$f = \overline{s}_{1}\overline{s}_{0}w_{0} + s_{1}\overline{s}_{0}w_{1} + \overline{s}_{1}s_{0}w_{2} + s_{1}s_{0}w_{3}$$
$$= \overline{s}_{0}(\overline{s}_{1}w_{0} + s_{1}w_{1}) + s_{0}(\overline{s}_{1}w_{2} + s_{1}w_{3})$$


leads to the circuit.



Alternatively, directly using the expression

$$f = \overline{s}_1 \overline{s}_0 w_0 + s_1 \overline{s}_0 w_1 + \overline{s}_1 s_0 w_2 + s_1 s_0 w_3$$

leads to the circuit.




6.16. Using Shannon's expansion in terms of w_3 we have

$$f = \overline{w}_3(w_2) + w_3(w_1 + \overline{w}_2)$$

= $\overline{w}_3(w_2) + w_3(\overline{w}_2 + w_2w_1)$


The corresponding circuit is



6.17. Using Shannon's expansion in terms of w_3 we have

$$f = w_3(\overline{w}_1 + w_1\overline{w}_2) + \overline{w}_3(w_1 + \overline{w}_1w_2)$$

The corresponding circuit is



6.18. The code in Figure P6.2 is a 2-to-4 decoder with an enable input. It is not a good style for defining this decoder. The code is not easy to read. Moreover, the Verilog compiler often turns **if** statements into multiplexers, in which case the resulting decoder may have multiplexers controlled by the En signal on the output side.

6.19. The function $f(w_1, w_2, w_3) = \sum m(1, 2, 3, 5, 6)$ can be implemented using the following code:

```
module prob6_19 (W, f);
input [1:3] W;
output f;
reg f;

always @(W)
case (W)
3'b001: f = 1;
3'b010: f = 1;
3'b101: f = 1;
3'b101: f = 1;
default: f = 0;
endcase
```

endmodule

6.20. Using the truth table in Figure 6.23*a*, the 4-to-2 binary encoder can be implemented as:

```
\label{eq:module_prob6_20} \begin{tabular}{ll} \begin{tabular}{l
```

endmodule

6.21. An 8-to-2 binary encoder can be implemented as:

```
module prob6_21 (W, Y);
  input [7:0] W;
  output [2:0] Y;
  reg [2:0] Y;
  always @(W)
     case (W)
        8'b00000001: Y = 3'b000;
        8'b00000010: Y = 3'b001;
        8'b00000100: Y = 3'b010;
        8'b00001000: Y = 3'b011;
        8'b00010000: Y = 3'b100;
        8'b00100000: Y = 3'b101;
        8'b01000000: Y = 3'b110;
        8'b10000000: Y = 3'b111;
        default: Y = 3'bxxx;
     endcase
```

endmodule

6.22. The code in Figure P6.3 will instantiate latches on the outputs of the decoder because the **if** statement does not specify all possibilities in a combinational circuit. It can be fixed by including the **else** clause

else
$$Y[k] = 0$$
;

after the if clause.

6.23. First define a set of intermediate variables

$$\begin{array}{rcl} i_0 & = & \overline{w}_7 \overline{w}_6 \overline{w}_5 \overline{w}_4 \overline{w}_3 \overline{w}_2 \overline{w}_1 w_0 \\ i_1 & = & \overline{w}_7 \overline{w}_6 \overline{w}_5 \overline{w}_4 \overline{w}_3 \overline{w}_2 w_1 \\ i_2 & = & \overline{w}_7 \overline{w}_6 \overline{w}_5 \overline{w}_4 \overline{w}_3 w_2 \\ i_3 & = & \overline{w}_7 \overline{w}_6 \overline{w}_5 \overline{w}_4 w_3 \\ i_4 & = & \overline{w}_7 \overline{w}_6 \overline{w}_5 w_4 \\ i_5 & = & \overline{w}_7 \overline{w}_6 w_5 \\ i_6 & = & \overline{w}_7 w_6 \\ i_7 & = & w_7 \end{array}$$

Now a traditional binary encoder can be used for the priority encoder

$$y_0 = i_1 + i_3 + i_5 + i_7$$

 $y_1 = i_2 + i_3 + i_6 + i_7$
 $y_2 = i_4 + i_5 + i_6 + i_7$

6.24. An 8-to-3 priority encoder can be implemented using a **case** statement as follows:

```
module prob6_24 (W, Y, z);
  input [7:0] W;
  output [2:0] Y;
  output z;
  reg [2:0] Y;
  reg z;
  always @(W)
  begin
     z = 1;
     case (W)
        8'b1xxxxxxx: Y = 7;
        8'b01xxxxxx: Y = 6;
        8'b001xxxxx: Y = 5;
        8'b0001xxxx: Y = 4;
        8'b00001xxx: Y = 3;
        8'b000001xx: Y = 2;
        8'b0000001x: Y = 1;
        8'b00000001: Y = 0;
        default: begin
                    z = 0;
                    Y = 3'bx;
                 end
     endcase
endmodule
```

6.25. An 8-to-3 priority encoder can be implemented using a **for** loop as follows:

```
module prob6_25 (W, Y, z);
  input [7:0] W;
  output [2:0] Y;
  output z;
  reg [2:0] Y;
  reg z;
  integer k;
  always @(W)
  begin
     Y = 3'bx;
     z = 0;
     for (k = 0; k < 8; k = k+1)
        if (W[k])
        begin
           Y = k;
           z = 1;
        end
  end
endmodule
```

6.26. The following code can be used:

```
// 3-to-8 decoder
module h3to8 (W, Y, En);
  input [2:0] W;
  input En;
  output [0:7] Y;
  wire [0:7] Y;
  reg En0to3, En4to7;
  always @(W or En)
  begin
     if (En == 0)
     begin
        En0to3 = 0; En4to7 = 0;
     else if (W[2] == 0)
     begin
        En0to3 = 1; En4to7 = 0;
     end
     else if (W[2] == 1)
     begin
        En0to3 = 0; En4to7 = 1;
     end
  end
  if2to4 lowbits (W[1:0], Y[0:3], En0to3);
  if2to4 highbits (W[1:0], Y[4:7], En4to7);
endmodule
// 2-to-4 decoder
module if2to4 (W, Y, En);
  input [1:0] W;
  input En;
  output [0:3] Y;
  reg [0:3] Y;
  always @(W or En)
     if (En == 0) Y = 4'b0000;
     else if (W == 0) Y = 4'b0001;
     else if (W == 1) Y = 4'b0010;
     else if (W == 2) Y = 4'b0100;
     else if (W == 3) Y = 4'b1000;
```

endmodule

6.27. A 6-to-64 binary decoder can be implemented by using the code:

```
module h6to64 (W, Y, En);
  input [5:0] W;
  input En;
  output [0:63] Y;
  wire [0:63] Y;
  reg [7:0] En3to8dec;
  always @(W or En)
  begin
     if (En == 0)
        En3to8dec = 8'b000000000;
     else
        case (W[5:3])
           0: En3to8dec = 8'b00000001;
           1: En3to8dec = 8'b00000010;
           2: En3to8dec = 8'b00000100;
           3: En3to8dec = 8'b00001000;
           4: En3to8dec = 8'b00010000;
           5: En3to8dec = 8'b00100000;
           6: En3to8dec = 8'b01000000;
           7: En3to8dec = 8'b10000000;
        endcase
  end
  h3to8 dec0 (W[2:0], Y[0:7], En3to8dec[0]);
  h3to8 dec1 (W[2:0], Y[8:15], En3to8dec[1]);
  h3to8 dec2 (W[2:0], Y[16:23], En3to8dec[2]);
  h3to8 dec3 (W[2:0], Y[24:31], En3to8dec[3]);
  h3to8 dec4 (W[2:0], Y[32:39], En3to8dec[4]);
  h3to8 dec5 (W[2:0], Y[40:47], En3to8dec[5]);
  h3to8 dec6 (W[2:0], Y[48:55], En3to8dec[6]);
  h3to8 dec7 (W[2:0], Y[56:63], En3to8dec[7]);
```

endmodule

//The rest of the code includes the 3-to-8 decoder //developed in problem 6.26.

```
// 3-to-8 decoder
module h3to8 (W, Y, En);
  input [2:0] W;
  input En;
  output [0:7] Y;
  wire [0:7] Y;
  reg En0to3, En4to7;
  always @(W or En)
  begin
     if (En == 0)
     begin
           En0to3 = 0; En4to7 = 0;
     end
     else if (W[2] == 0)
     begin
           En0to3 = 1; En4to7 = 0;
     end
     else if (W[2] == 1)
     begin
           En0to3 = 0; En4to7 = 1;
     end
  end
  if2to4 lowbits (W[1:0], Y[0:3], En0to3);
  if2to4 highbits (W[1:0], Y[4:7], En4to7);
endmodule
// 2-to-4 decoder
module if2to4 (W, Y, En);
  input [1:0] W;
  input En;
  output [0:3] Y;
  reg [0:3] Y;
  always @(W or En)
     if (En == 0) Y = 4'b0000;
     else if (W == 0) Y = 4'b0001;
     else if (W == 1) Y = 4'b0010;
     else if (W == 2) Y = 4'b0100;
     else if (W == 3) Y = 4'b1000;
endmodule
```

6.28. A possible code is:

```
module prob6_28 (W, S, f);
  input [0:3] W;
  input [1:0] S;
  output f;
   wire f;
   wire [0:3] Y;
   dec2to4 decoder (S, Y, 1);
   assign f = (W[0] \& Y[0]) | (W[1] \& Y[1]) | (W[2] \& Y[2]) | (W[3] \& Y[3]);
endmodule
module dec2to4 (W, Y, En);
  input [1:0] W;
  input En;
   output [0:3] Y;
   reg [0:3] Y;
  always @(W or En)
     case (En, W)
           3'b100: Y = 4'b1000;
           3'b101: Y = 4'b0100;
           3'b110: Y = 4'b0010;
           3'b111: Y = 4'b0001;
           default: Y = 4'b0000;
     endcase
```

endmodule

6.29.
$$a = w_3 + w_2 w_0 + w_1 + \overline{w}_2 \overline{w}_0$$

$$b = w_3 + \overline{w}_1 \overline{w}_0 + w_1 w_0 + \overline{w}_2$$


$$c = w_2 + \overline{w}_1 + w_0$$
6.30.
$$d = w_3 + \overline{w}_2 \overline{w}_0 + w_1 \overline{w}_0 + w_2 \overline{w}_1 w_0 + \overline{w}_2 w_1$$

$$e = \overline{w}_2 \overline{w}_0 + w_1 \overline{w}_0$$

$$f = w_3 + \overline{w}_1 \overline{w}_0 + w_2 \overline{w}_0 + w_2 \overline{w}_1$$


$$g = w_3 + w_1 \overline{w}_0 + w_2 \overline{w}_1 + \overline{w}_2 w_1$$

6.31. (a) Each ROM location that should store a 1 requires no circuitry, because the pull-up resistor provides the default value of 1. Each location that stores a 0 has the following cell




 $\begin{array}{c} a_0 \\ a_1 \\ \end{array}$

(c) Every location in the ROM contains the following cell




If a location should store a 1, then the corresponding EEPROM transistor is programmed to be turned off. But if the location should store a 0, then the EEPROM transistor is left unprogrammed.


(d)




Chapter 7





7.2. The circuit in Figure 7.3 can be modified to implement an SR latch by connecting S to the Data input and S+R to the Load input. Thus the value of S is loaded into the latch whenever either S or R is asserted. Care must be taken to ensure that the Data signal remains stable while the Load signal is asserted.






7.5.






7.6.




S R	Q(t+1)	_		Ì
0 0	Q(t)	s	Q	
0 1	0	→		
1 0	1	R	\bar{Q}	
1 1	0			

7.7.



7.8.



7.9. This circuit acts as a negative-edge-triggered JK flip-flop, in which J=A, K=B, Clock=C, Q=D, and $\overline{Q}=E$. This circuit is found in the standard chip called 74LS107A (plus a *Clear* input, which is not shown).

```
7.10.
                                 module tflipflop (T, Clock, Resetn, Q);
                                    input T, Clock, Resetn;
                                    output Q;
                                    reg Q;
                                    always @(negedge Resetn or posedge Clock)
                                       if (!Resetn)
                                          Q \le 0;
                                       else if (T)
                                          Q \ll Q;
                                 endmodule
                                 module jkflipflop (J, K, Clock, Resetn, Q);
7.11.
                                    input J, K, Clock, Resetn;
                                    output Q;
                                    reg Q;
                                    always @(negedge Resetn or posedge Clock)
                                       if (!Resetn)
                                          Q <= 0;
                                       else
                                          case (J, K)
                                             1'b01:
                                                       Q <= 0;
                                             1'b10:
                                                       Q <= 1;
                                                       Q \le Q;
                                             1'b11:
                                             default: Q \leq Q;
                                          endcase
```

endmodule


7.13. Let $S=s_1s_0$ be a binary number that specifies the number of bit-positions by which to rotate. Also let L be a parallel-load input, and let $R=r_0r_1r_2r_3$ be parallel data. If the inputs to the flip-flops are $d_0\dots d_3$ and the outputs are $q_0\dots q_3$, then the barrel-shifter can be represented by the logic expressions


$$\begin{array}{rcl} d_0 & = & L \cdot r_0 + \overline{L} \cdot \left(\overline{s}_1 \overline{s}_0 q_0 + \overline{s}_1 s_0 q_3 + s_1 \overline{s}_0 q_2 + s_1 s_0 q_1 \right) \\ d_1 & = & L \cdot r_1 + \overline{L} \cdot \left(\overline{s}_1 \overline{s}_0 q_1 + \overline{s}_1 s_0 q_0 + s_1 \overline{s}_0 q_3 + s_1 s_0 q_2 \right) \\ d_2 & = & L \cdot r_2 + \overline{L} \cdot \left(\overline{s}_1 \overline{s}_0 q_2 + \overline{s}_1 s_0 q_1 + s_1 \overline{s}_0 q_0 + s_1 s_0 q_3 \right) \\ d_3 & = & L \cdot r_3 + \overline{L} \cdot \left(\overline{s}_1 \overline{s}_0 q_3 + \overline{s}_1 s_0 q_2 + s_1 \overline{s}_0 q_1 + s_1 s_0 q_0 \right) \end{array}$$

7.14. There are many ways to write the Verilog code for this problem. One solution is


```
// Barrel shifter. If L = 1, load in parallel from R. If L = 0 and E = 1
// rotate right by number of bit positions given by S.
module barrel4 (R, L, S, Clock, Q);
  input [0:3] R;
  input L, Clock;
  input [1:0] S;
   output [0:3] Q;
  reg [0:3] Q;
   wire [0:3] M;
   mux4to1 Bit0 (Q[0], Q[3], Q[2], Q[1], S, M[0]);
   mux4to1 Bit1 (Q[1], Q[0], Q[3], Q[2], S, M[1]);
  mux4to1 Bit2 (Q[2], Q[1], Q[0], Q[3], S, M[2]);
   mux4to1 Bit3 (Q[3], Q[2], Q[1], Q[0], S, M[3]);
   always @(posedge Clock)
      if (L)
         Q \leq R;
      else
      begin
         Q[0] \le M[0];
         Q[1] <= M[1];
         Q[2] <= M[2];
         Q[3] \le M[3];
      end
endmodule
module mux4to1 (w0, w1, w2, w3, S, f);
   input w0, w1, w2, w3;
  input [1:0] S;
   output f;
  reg f;
   always @(w0 or w1 or w2 or w3 or S)
      if (S == 2'b00)
         f = w0;
      else if (S == 2'b01)
         f = w1;
      else if (S == 2'b10)
         f = w2;
      else if (S == 2'b11)
         f = w3;
```

endmodule






7.17.



- 7.18. The counting sequence is 000, 001, 010, 111.
- 7.19. The circuit in Figure P7.4 is a master-slave JK flip-flop. It suffers from a problem sometimes called *ones-catching*. Consider the situation where the Q output is low, Clock = 0, and J = K = 0. Now let Clock remain stable at 0 while J change from 0 to 1 and then back to 0. The master stage is now set to 1 and this value will be incorrectly transferred into the slave stage when the clock changes to 1.
- 7.20. Repeated application of DeMorgan's theorem can be used to change the positive-edge triggered D flip-flop in Figure 7.11 into the negative-edge D triggered flip-flop:



```
7.21.  \begin{array}{c} \textbf{module} \ \text{upcount} 12 \ (\text{Resetn, Clock, Q}); \\ \textbf{input} \ \text{Resetn, Clock;} \\ \textbf{output} \ [3:0] \ Q; \\ \textbf{reg} \ [3:0] \ Q; \\ \\ \textbf{always} \ @ (\textbf{posedge} \ \text{Clock}) \\ \textbf{if} \ (!\text{Resetn}) \\ Q <= 0; \\ \textbf{else} \ \textbf{if} \ (Q == 11) \\ Q <= 0; \\ \textbf{else} \\ Q <= Q+1; \\ \textbf{endmodule} \end{array}
```

7.22. The longest delay in the circuit is the from the output of FF_0 to the input of FF_3 . This delay totals 5 ns. Thus the minimum period for which the circuit will operate reliably is

$$T_{min} = 5 \text{ ns} + t_{su} = 8 \text{ ns}$$

The maximum frequency is

$$F_{max} = 1/T_{min} = 125 \text{ MHz}$$

```
7.23.  \begin{array}{c} \textbf{module} \ johnson 8 \ (Resetn, Clock, Q); \\ \textbf{input} \ Resetn, Clock; \\ \textbf{output} \ [7:0] \ Q; \\ \textbf{reg} \ [7:0] \ Q; \\ \textbf{always} \ @ (\textbf{negedge} \ Resetn \ or \ \textbf{posedge} \ Clock) \\ \textbf{if} \ (!Resetn) \\ Q <= 0; \\ \textbf{else} \\ Q <= \left\{ \left\{ Q[6:0] \right\}, \left\{ \sim Q[7] \right\} \right\}; \\ \textbf{endmodule} \end{array}
```

```
7.24.
                                         // Ring counter with synchronous reset
                                         module ripplen (Resetn, Clock, Q);
                                            parameter n = 8;
                                            input Resetn, Clock;
                                            output [n-1:0] Q;
                                            reg [n-1:0] Q;
                                            always @(posedge Clock)
                                               if (!Resetn)
                                               begin
                                                  Q[7:1] \le 0;
                                                  Q[0] <= 1;
                                               end
                                                  Q \le \{\{Q[6:0]\}, \{Q[7]\}\};
                                         endmodule
7.25.
                                    module accumulate(Reset, Clock, Data, Q);
                                       input Reset, Clock;
                                       input [3:0] Data;
                                       output [3:0] Q;
                                       reg [3:0] Q;
                                       always @(posedge Reset or posedge Clock)
                                          if (Reset)
                                             Q \le 0;
                                          else
                                             Q \le Q + Data;
                                    endmodule
7.26.
                             module count32 (Clock, Reset, Q);
                                input Clock, Reset;
                                output [31:0] Q;
                                lpm\_counter count\_up (.aclr(Reset), .clock(Clock), .q(Q));
                                   defparam count_up.lpm_width = 32;
                             endmodule
                       T_1 \qquad T_2 \qquad T_3 (Swap): I_4 R_{out} = X, T_{in} \mid R_{out} = Y, R_{in} = X \mid T_{out}, R_{in} = Y, Done
7.30.
```

Since the processor now has five operations a 3-to-8 decoder is needed to decode the signals f_2 , f_1 , f_0 . The SWAP operation is represented by the code

$$I_4 = f_2 \overline{f}_1 \overline{f}_0$$

New expressions are needed for \mathcal{R}_{in} and \mathcal{R}_{out} to accommodate the SWAP operation:

$$Rk_{in} = (I_0 + I_1) \cdot T_1 \cdot X_k + (I_2 + I_3) \cdot T_3 \cdot X_k + I_4 \cdot T_2 \cdot X_k + I_4 \cdot T_3 \cdot Y_k$$

$$Rk_{out} = I_1 \cdot T_1 \cdot Y_k + (I_2 + I_3) \cdot (T_1 X_k + T_2 Y_k) + I_4 \cdot T_1 X_k + I_4 \cdot T_2 Y_k$$

The control signals for the temporary register, T, are


$$T_{in} = T_1 I_4$$
$$T_{out} = T_3 I_4$$


7.31. (a) $\operatorname{Period} = 2 \times n \times t_p$ (b) $\operatorname{Reset} = \operatorname{Interval} = \operatorname{Reset} = \operatorname{Counter}$ Reset E Counter

The counter tallies the number of pulses in the 100 ns time period. Thus


$$t_p = \frac{100 \text{ ns}}{2 \times C_{\text{out}} t \times r}$$

7.32.






7.33.




7.34. With non-blocking assignments, the result of the assignment $f \le A[1] \& A[0]$ is not seen by the successive assignments inside the **for** loop. Thus, f has an uninitialized value when the **for** loop is entered. Similarly, each **for** loop interation sees the unitialized value of f. The result of the code is the sequential circuit specified by $f = f \mid A[n-1] A[n-2]$.

7.35.




The counting sequence is: 001, 110, 011, 111, 101, 100, 010, 001

7.36.




The counting sequence is: 001, 101, 111, 110, 011, 100, 010, 001

7.37.




The counting sequence is: 001, 100, 000, 000, ...

7.38.



The counting sequence is: 001, 110, 000, 000, ...

7.39.



7.40.

```
// Universal shift register. If Dir = 0 shifting is to the left.
module universaln (R, L, Dir, w0, w1, Clock, Q);
  parameter n = 4;
  input [n-1:0] R;
  input L, Dir, w0, w1, Clock;
  output [n-1:0] Q;
  reg [n-1:0] Q;
  integer k;
  always @(posedge Clock)
      if (L)
        Q \leq R;
      else
      begin
        if (Dir)
        begin
           for (k = 0; k < n-1; k = k+1)
              Q[k] \le Q[k+1];
           Q[n-1] <= w0;
        end
        else
        begin
           Q[0] \le w1;
           for (k = n-1; k > 0; k = k-1)
              Q[k] \le Q[k-1];
        end
      end
```

endmodule

Chapter 8

8.1. The expressions for the inputs of the flip-flops are

$$D_2 = Y_2 = \overline{w}y_2 + \overline{y}_1\overline{y}_2$$

$$D_1 = Y_1 = w \oplus y_1 \oplus y_2$$

The output equation is

$$z = y_1 y_2$$

8.2. The excitation table for JK flip-flops is

Present					
state	w = 0		w = 1		Output
y_2y_1	J_2K_2	J_1K_1	J_2K_2	J_1K_1	z
00	1d	0d	1d	1d	0
01	0d	d0	0d	d1	0
10	d0	1d	d1	0d	0
11	d0	d1	d1	d0	1

The expressions for the inputs of the flip-flops are

$$\begin{array}{rcl} J_2 & = & \overline{y}_1 \\ K_2 & = & w \\ J_1 & = & \overline{w}y_2 + w\overline{y}_2 \\ K_1 & = & J_1 \end{array}$$

The output equation is

$$z = y_1 y_2$$

8.3. A possible state table is

Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	Е	C	0	0
C	Е	D	0	0
D	Е	D	0	1
E	F	В	0	0
F	A	В	0	1

8.4. Verilog code for the solution given in problem 8.3 is

```
module prob8_4 (Clock, Resetn, w, z);
  input Clock, Resetn, w;
  output z;
  reg z;
  reg [3:1] y, Y;
  parameter [3:1] A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101;
  // Define the next state and output combinational circuits
  always @(w or y)
     case (y)
        A: if (w) begin
                      Y = B; z = 0;
                   end
            else
                   begin
                      Y = A; z = 0;
                   end
        B: if (w) begin
                      Y = C; z = 0;
                   end
            else
                   begin
                      Y = E; z = 0;
                   end
        C: if (w) begin
                      Y = D; z = 0;
                   end
            else
                   begin
                      Y = E; z = 0;
                   end
        D: if (w) begin
                      Y = D; z = 1;
                   end
            else
                   begin
                      Y = E; z = 0;
                   end
        E: if (w) begin
                      Y = B; z = 0;
                   end
            else
                   begin
                      Y = F; z = 0;
                   end
        F: if (w) begin
                      Y = B; z = 1;
                   end
                   begin
            else
                      Y = A; \quad z = 0;
                   end
        default:
                   begin
                      Y = 3'bxxx; z = 0;
                   end
     endcase
```

```
// Define the sequential block

always @(negedge Resetn or posedge Clock)

if (Resetn == 0) y <= A;

else y <= Y;
```

endmodule

8.5. A minimal state table is

Present state	Next State $w = 0$ $w = 1$		Output z
A	A	В	0
В	E	C	0
C	D	C	0
D	A	F	1
E	A	F	0
F	E	C	1

8.6. An initial attempt at deriving a state table may be

Present	Next	state	Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	D	C	0	0
C	D	C	1	0
D	A	E	0	1
Е	D	C	0	0

States B and E are equivalent; hence the minimal state table is

Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	D	C	0	0
C	D	C	1	0
D	A	В	0	1

8.7. For Figure 8.51 have (using the straightforward state assignment):

	Present	Next		
	state	w = 0	w = 1	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	z
A	000	0 0 1	010	1
В	0 0 1	0 1 1	101	1
C	010	101	100	0
D	0 1 1	0 0 1	110	1
E	100	101	010	0
F	101	100	0 1 1	0
G	1 1 0	101	110	0

This leads to

$$\begin{array}{rcl} Y_3 & = & \overline{w}y_3 + \overline{y}_1y_2 + wy_1\overline{y}_3 \\ Y_2 & = & wy_3 + w\overline{y}_1\overline{y}_2 + wy_1y_2 + \overline{w}y_1\overline{y}_2\overline{y}_3 \\ Y_1 & = & \overline{y}_3\overline{w} + \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\ z & = & y_1\overline{y}_3 + \overline{y}_2\overline{y}_3 \end{array}$$

For Figure 8.52 have

	Present	Next		
	state	w = 0	w = 1	Output
	y_2y_1	Y_2Y_1	Y_2Y_1	z
A	0 0	0 1	10	1
В	0 1	0 0	1 1	1
С	10	1 1	10	0
F	1 1	10	0 0	0

This leads to

$$\begin{array}{rcl} Y_2 & = & \overline{w}y_2 + \overline{y}_1y_2 + w\overline{y}_2 \\ Y_1 & = & \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\ z & = & \overline{y}_2 \end{array}$$

Clearly, minimizing the number of states leads to a much simpler circuit.

8.8. For Figure 8.55 have (using straightforward state assignment):

	Present	Next state				_
	state	DN=00	01	10	11	Output
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$			z	
S 1	0000	0000	0010	0001	1	0
S2	0001	0001	0011	0100	_	0
S 3	0010	0010	0101	0110	_	0
S4	0011	$0\ 0\ 0\ 0$	_	_	_	1
S5	0100	0010	_	_	_	1
S 6	0101	0101	0 1 1 1	1000	_	0
S 7	0110	0000	_	_	_	1
S 8	0111	0000	_	_	_	1
S 9	1000	0010	_	_	_	1

The next-state and output expressions are

$$\begin{array}{rcl} Y_4 & = & Dy_3 \\ Y_3 & = & Dy_1 + Dy_2 + Ny_2 + \overline{D}y_3\overline{y}_2y_1 \\ Y_2 & = & N\overline{y}_2 + y_3\overline{y}_1 + \overline{N}\overline{y}_3y_2\overline{y}_1 \\ Y_1 & = & Ny_2 + D\overline{y}_2\overline{y}_1 + \overline{D}\overline{y}_2y_1 \\ z & = & y_4 + y_1y_2 + \overline{y}_1y_3 \end{array}$$

Using the same approach for Figure 8.56 gives

	Present	Next state				
	state	DN=00	01	10	11	Output
	$y_3y_2y_1$		$Y_3Y_2Y_1$			
S 1	000	000	010	0 0 1	1	0
S2	0 0 1	001	0 1 1	100	_	0
S 3	010	010	001	0 1 1	_	0
S4	0 1 1	000	_	_	_	1
S5	100	010	_	_	_	1

The next-state and output expressions are:

$$\begin{array}{rcl} Y_3 & = & D\overline{y}_2y_1 \\ Y_2 & = & y_3 + \overline{N}y_2\overline{y}_1 + N\overline{y}_2 \\ Y_1 & = & \overline{D}\overline{y}_2y_1 + Ny_2\overline{y}_1 + D\overline{y}_3\overline{y}_1 \\ z & = & y_3 + y_2y_1 \end{array}$$

These expressions define a circuit that has considerably lower cost that the circuit resulting from Figure 8.55.

8.9. To compare individual bits, let $k=w_1\oplus w_2$. Then, a suitable state table is

Present	Next state		Output z	
state	k = 0	k = 1	k = 0	k = 1
A	В	A	0	0
В	C	A	0	0
C	D	A	0	0
D	D	A	1	0

The state-assigned table is

Present	Next State		Output	
state	k = 0	k = 1	k = 0	k = 1
y_2y_1	Y_2Y_1	Y_2Y_1	z	z
00	01	00	0	0
01	10	00	0	0
10	11	00	0	0
11	11	00	1	0

The next-state and output expressions are

$$Y_{2} = \overline{k}y_{1} + \overline{k}y_{2}$$

$$Y_{1} = \overline{k}\overline{y}_{1} + \overline{k}y_{2}$$

$$z = \overline{k}y_{1}y_{2}$$

8.10. Verilog code for the solution given in problem 8.9 is

```
module prob8_10 (Clock, Resetn, w1, w2, z);
  input Clock, Resetn, w1, w2;
  output z;
  reg z;
  reg [2:1] y, Y;
  wire k;
  parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
  // Define the next state and output combinational circuits
  assign k = w1 \wedge w2;
  always @(k or y)
     case (y)
        A: if (k) begin
                      Y = A; z = 0;
                   end
            else
                   begin
                      Y = B; z = 0;
                   end
        B: if (k)
                   begin
                      Y = A; z = 0;
                   end
            else
                   begin
                      Y = C; z = 0;
                   end
        C: if (k) begin
                      Y = A; z = 0;
            else
                   begin
                      Y = D; z = 0;
                   end
        D: if (k)
                   begin
                      Y = A; z = 0;
                   end
                   begin
            else
                      Y = D; z = 1;
                   end
     endcase
  // Define the sequential block
  always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le A;
     else y \le Y;
```

endmodule

8.11. A possible minimum state table for a Moore-type FSM is

Present	Next	Output	
state	w = 0	w = 1	Z
A	В	C	0
В	D	E	0
C	Е	D	0
D	F	G	0
Е	F	F	0
F	A	A	0
G	A	A	1


8.12. A minimum state table is shown below. We assume that the 3-bit patterns do not overlap.

Present	Next	Output	
state	w = 0	w = 1	p
A	В	С	0
В	D	E	0
C	Е	D	0
D	A	F	0
Е	F	A	0
F	В	C	1

8.13. Verilog code for the solution given in problem 8.12 is

```
module prob8_13 (Clock, Resetn, w, p);
  input Clock, Resetn, w;
  output p;
  reg [3:1] y, Y;
  parameter [3:1] A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101;
  // Define the next state combinational circuit
  always @(w or y)
     case (y)
        A: if (w) Y = C;
            else
                   Y = B;
        B: if (w)
                   Y = E;
            else
                    Y = D;
        C: if (w)
                   Y = D;
            else
                   Y = E;
        D: if (w)
                   Y = F;
            else
                    Y = A;
        E: if (w)
                   Y = A;
            else
                   Y = F;
        F: if (w)
                   Y = C;
                    Y = B;
            else
        default:
                   Y = 3'bxxx;
     endcase
  // Define the sequential block
  always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le A;
     else y \le Y;
  // Define output
  assign p = (y == F);
endmodule
```

8.14. The timing diagram is



8.15. The state table corresponding to Figure P8.1 is

Present	Next	Output	
state	w = 0	w = 1	z
A	С	D	0
В	В	A	0
C	D	A	0
D	C	В	1

Using one-hot encoding, the state-assigned table is

	Present	Next		
	state	w = 0	w = 1	Output
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	z
A	0001	0100	1000	0
В	0010	0010	$0\ 0\ 0\ 1$	0
C	0100	1000	$0\ 0\ 0\ 1$	0
D	1000	0100	0010	1

The next-state expressions are

$$\begin{array}{rcl} D_4 & = & Y_4 = \overline{w}y_3 + wy_1 \\ D_3 & = & Y_3 = \overline{w}(y_1 + y_4) \\ D_2 & = & Y_2 = \overline{w}y_2 + wy_4 \\ D_1 & = & Y_1 = w(y_2 + y_1) \end{array}$$

The output is given by $z = y_4$.

- 8.16. The state-assignment given in problem 8.15 can be used, except that the state variable y_1 should be complemented. Thus, the state assignment will be $y_4y_3y_2y_1=0000,0011,0101$, and 1001, for the states A,B,C, and D, respectively. The circuit derived in problem 8.15 can be used, except that the signal for the state variable y_1 should be taken from the \overline{Q} output of flip-flop 1, rather than from its Q output.
- 8.17. The partitioning process gives

$$P_1 = (ABCDEFG)$$

 $P_2 = (ABD)(CEFG)$
 $P_3 = (ABD)(CEG)(F)$
 $P_4 = (ABD)(CEG)(F)$

The minimum state table is

Present	Next state		Outp	out z
state	w = 0	w = 1	w = 0	w = 1
A	A	C	0	0
C	F	C	0	1
F	C	A	0	1

8.18. The partitioning process gives

$$P_1 = (ABCDEFG)$$

 $P_2 = (ADG)(BCEF)$
 $P_3 = (AG)(D)(B)(CE)(F)$

$$P_4 = (A)(G)(D)(B)(CE)(F)$$

The minimized state table is

Present	Next	state	Output z		
state	w = 0	w = 1	w = 0	w = 1	
A	В	С	0	0	
В	D	_	0	1	
C	F	C	0	1	
D	В	G	0	0	
F	C	D	0	1	
G	F	_	0	0	

8.19. An implementation for the Moore-type FSM in Figures 8.5.7 and 8.5.6 is given in the solution for problem 8.8. The Mealy-type FSM in Figure 8.58 is described in the form of a state table as

Present	N	ext sta	ate			Outp	out z	
state	DN=00	01	10	11	00	01	10	11
S1	S1	S3	S2	_	0	0	0	1
S2	S2	S 1	S 3	_	0	1	1	_
S3	S3	S2	S 1	_	0	0	1	_

The state-assigned table is

Present		Next s	tate			Out	tput	
state	DN=00	01	10	11	00	01	10	11
$y_{2}y_{1}$	Y_2Y_1	Y_2Y_1	Y_2Y_1	Y_2Y_1	z	z	z	z
00	00	10	01	_	0	0	0	-
01	01	00	10	_	0	1	1	_
10	10	01	00	_	0	0	1	_

The next-state and output expressions are

$$Y_{2} = Dy_{1} + \overline{D}y_{2}\overline{N} + N\overline{y}_{2}\overline{y}_{1}$$

$$Y_{1} = Ny_{2} + \overline{D}y_{1}\overline{N} + D\overline{y}_{2}\overline{y}_{1}$$

$$z = Dy_{1} + Dy_{2} + Ny_{1}$$

In this case, choosing the Mealy model results in a simpler circuit.

8.20. Use w as the clock. Then the state table is

Present state	Next state	Output $z_1 z_0$
A	В	0 0
В	C	10
C	D	0 1
D	A	1 1


The state-assigned table is

Present state y_1y_0	Next state Y_1Y_0	Output $z_1 z_0$
0 0	1 0	0 0
1 0	0 1	1 0
0 1	1 1	0 1
1 1	0 0	1 1

The next-state expressions are

$$\begin{array}{rcl} Y_1 & = & \overline{y}_1 \\ Y_2 & = & y_1 \oplus y_2 \end{array}$$


The resulting circuit is



8.21. From the state-assigned table given in the solution to Problem 8.20, the excitation table for JK flip-flops is

Present state y_1y_0	Flip-flo J_1K_1	op inputs J_0K_0	Output $z_1 z_0$
0 0 1 0 0 1 1 1	$\begin{array}{c} 1 \ d \\ d \ 1 \\ 1 \ d \\ d \ 1 \end{array}$	$\begin{array}{c} 0 \ d \\ 1 \ d \\ d \ 0 \\ d \ 1 \end{array}$	0 0 1 0 0 1 1 1


The flip-flop inputs are $J_1=K_1=1$ and $J_2=K_2=y_1.$ The resulting circuit is



8.22. From the state-assigned table given in the solution to Problem 8.20, the excitation table for T flip-flops is

Present state y_1y_0		o-flop outs T_0	Output $z_1 z_0$
0 0	1	0	0 0
1 0	1	1	1 0
0 1	1	0	0 1
1 1	1	1	1 1

The flip-flop inputs are $T_1=1$ and $T_2=y_1$. The resulting circuit is



8.23. The state diagram is

Present	Next	Output		
state	w = 0 $w = 1$		$z_2 z_1 z_0$	
A	A	В	000	
В	В	C	0 0 1	
C	C	D	010	
D	D	E	0 1 1	
E	Е	F	100	
F	F	A	101	

The state-assigned table is

Present	Next		
state	w = 0	w = 1	Output
$y_2y_1y_0$	$Y_2Y_1Y_0$		$z_2 z_1 z_0$
000	000	001	000
001	0 0 1	010	001
010	010	0 1 1	010
011	0 1 1	100	0 1 1
100	100	101	100
101	101	000	101

The next-state expressions are

$$\begin{array}{rcl} Y_2 & = & \overline{y}_0 y_2 + \overline{w} y_2 + w y_0 y_1 \\ Y_1 & = & \overline{y}_0 y_1 + \overline{w} y_1 + w y_0 \overline{y}_1 \overline{y}_2 \\ Y_0 & = & \overline{w} y_0 + w \overline{y}_0 \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.24. Using the state-assigned table given in the solution for problem 8.23, the excitation table for JK flip-flops is

Present	Flip-flop inputs						
state		w = 0			w = 1		Outputs
$y_2y_1y_0$	J_2K_2	J_1K_1	J_0K_0	J_2K_2	J_1K_1	J_0K_0	$z_2 z_1 z_0$
000	0 d	0 d	0 d	0 d	0 d	1 d	000
001	0 d	0 d	d 0	0 d	1 d	d 1	001
010	0 d	d 0	0 d	0 d	d 0	1 d	010
011	0 d	d 0	d 0	1 d	d 1	d 1	011
100	d 0	0 d	0 d	$d \ 0$	0 d	1 d	100
101	d 0	0 d	d 0	d 1	0 d	d 1	101

The expressions for the inputs of the flip-flops are

$$\begin{array}{rcl} J_2 & = & wy_1y_0 \\ K_2 & = & wy_2y_0 \\ J_1 & = & w\overline{y}_2y_0 \\ K_1 & = & wy_0 \\ J_0 & = & w \\ K_0 & = & w \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.25. Using the state-assigned table given in the solution for problem 8.23, the excitation table for T flip-flops is

Present	Flip-flo		
state	w = 0 $w = 1$		Outputs
$y_2y_1y_0$	$T_2T_1T_0$	$T_2T_1T_0$	$z_2 z_1 z_0$
000	000	001	000
001	000	011	001
010	000	001	010
011	000	111	011
100	000	001	100
101	000	101	101

The expressions for ${\cal T}$ inputs of the flip-flops are

$$T_2 = wy_1y_0 + wy_2y_0$$

$$T_1 = w\overline{y}_2y_0$$

$$T_0 = w$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.26. The state diagram is

Present	Next	Count	
state	w = 0 $w = 1$		
A	Н	С	0
В	A	D	1
C	В	E	2
D	C	F	3
E	D	G	4
F	E	Н	5
G	F	A	6
Н	G	В	7

The state-assigned table is

	Present	Next		
	state	w = 0	w = 1	Output
	$y_2y_1y_0$	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	$z_2 z_1 z_0$
A	000	111	010	000
В	0 0 1	000	0 1 1	0 0 1
C	010	0 0 1	100	010
D	0 1 1	010	101	0 1 1
E	100	0 1 1	110	100
F	101	100	111	101
G	1 1 0	101	$0 \ 0 \ 0$	110
Η	1 1 1	1 1 0	001	1 1 1

The next-state expressions (inputs to D flip-flops) are

$$\begin{array}{lll} D_2 &= Y_2 &= w\overline{y}_2y_1 + \overline{w}y_2y_1 + wy_2\overline{y}_1 + \overline{w}y_2y_0 + \overline{y}_2\overline{y}_1\overline{y}_0w \\ D_1 &= Y_1 &= w\overline{y}_1 + \overline{y}_1\overline{y}_0 + \overline{w}y_1y_0 \\ D_0 &= Y_0 &= \overline{y}_0\overline{w} + y_0w \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.27. From the state-assigned table given in the solution to problem 8.26, the excitation table for JK flip-flops is

Present	Flip-flop inputs						
state		w = 0			w = 1		Outputs
$y_2y_1y_0$	J_2K_2	J_1K_1	J_0K_0	J_2K_2	J_1K_1	J_0K_0	$z_2 z_1 z_0$
000	1 d	1 d	1 d	0 d	1 d	0 d	000
001	0 d	0 d	d 1	0 d	1 d	d 0	001
010	0 d	d 1	1 d	1 d	d 1	0 d	010
011	0 d	d 0	d 1	1 d	d 1	d 0	011
100	d 1	1 d	1 d	d 0	1 d	0 d	100
101	d 0	0 d	d 1	$d \ 0$	1 d	d 0	101
110	d 0	d 1	1 d	d 1	d 1	0 d	110
111	d 0	$d \ 0$	d 1	d 1	d 1	d 0	111

The expressions for J and K inputs to the three flip-flops are

$$\begin{array}{rcl} J_2 & = & y_1w + \overline{y}_1\overline{y}_0\overline{w} \\ K_2 & = & J_2 \\ J_1 & = & w + \overline{y}_0 \\ K_1 & = & J_1 \\ J_0 & = & \overline{w} \\ K_0 & = & J_0 \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.28. From the state-assigned table given in the solution to problem 8.26, the excitation table for T flip-flops is

Present	Flip-flo		
state	w = 0 $w = 1$		Outputs
$y_2y_1y_0$	$T_2T_1T_0$	$T_2T_1T_0$	$z_2 z_1 z_0$
000	111	010	000
001	001	010	001
010	011	110	010
011	001	110	011
100	111	010	100
101	001	010	101
110	011	110	110
111	001	110	111

The expressions for T inputs of the flip-flops are

$$\begin{array}{rcl} T_2 & = & \overline{y}_1 \overline{y}_0 \overline{w} + y_1 w \\ T_1 & = & w + \overline{y}_0 \\ T_0 & = & \overline{w} \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.29. The next-state and output expressions are

$$D_1 = Y_1 = w(y_1 + y_2)$$

$$D_2 = Y_2 = w(\overline{y}_1 + \overline{y}_2)$$

$$z = y_1\overline{y}_2$$

The corresponding state-assigned table is

Present	Next		
state	w = 0	w = 1	Output
y_2y_1	Y_2Y_1	Y_2Y_1	z
0.0	0 0	10	0
0.1	0 0	1 1	1
10	0 0	1 1	0
11	0 0	0 1	0

This leads to the state table

Present	Next	Output	
state	w = 0 $w = 1$		z
A	A	С	0
В	A	D	1
C	A	D	0
D	A	В	0

The circuit produces z=1 whenever the input sequence on w comprises a 0 followed by an even number of 1s.

8.30. The Verilog code based on the style of code in Figure 8.29 is

endmodule

```
module prob8_30 (Clock, Resetn, D, N, z);
  input Clock, Resetn, D, N;
  output z;
  reg [3:1] y, Y;
  wire [1:0] K;
  parameter [3:1] S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;
  // Define the next state combinational circuit
  assign K = \{D, N\};
  always @(K or y)
     case (y)
        S1: if (K == 2'b00) Y = S1;
            else if (K == 2'b01) Y = S3;
            else if (K == 2'b10) Y = S2;
            else Y = 3'bxxx;
        S2: if (K == 2'b00) Y = S2;
            else if (K == 2'b01) Y = S4;
            else if (K == 2'b10) Y = S5;
           else Y = 3'bxxx;
        S3: if (K == 2'b00) Y = S3;
           else if (K == 2'b01) Y = S2;
           else if (K == 2'b10) Y = S4;
            else Y = 3'bxxx;
        S4: if (K == 2'b00) Y = S1;
            else Y = 3'bxxx;
        S5: if (K == 2'b00) Y = S3;
           else Y = 3'bxxx;
        default: Y = 3'bxxx;
     endcase
  // Define the sequential block
  always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le S1;
     else y \le Y;
  // Define output
  assign z = (y == S4) | (y == S5);
```

8.31. The Verilog code based on the style of code in Figure 8.34 is

```
module prob8_31 (Clock, Resetn, D, N, z);
  input Clock, Resetn, D, N;
  output z;
  reg [3:1] y;
  wire [1:0] K;
  parameter [3:1] S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;
  assign K = \{D, N\};
  // Define the sequential block
  always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le S1;
     else
        case (y)
           S1: if (K == 2'b00) y <= S1;
               else if (K == 2'b01) y <= S3;
               else if (K == 2'b10) y <= S2;
               else y \le 3'bxxx;
           S2: if (K == 2'b00) y <= S2;
               else if (K == 2'b01) y <= S4;
               else if (K == 2'b10) y \leq = S5;
               else y \le 3'bxxx;
           S3: if (K == 2'b00) y <= S3;
               else if (K == 2'b01) y <= S2;
               else if (K == 2'b10) y <= S4;
               else y \le 3'bxxx;
           S4: if (K == 2'b00) y <= S1;
               else y \le 3'bxxx;
           S5: if (K == 2'b00) y <= S3;
               else y \le 3'bxxx;
           default: y \le 3'bxxx;
        endcase
  // Define output
  assign z = (y == S4) | (y == S5);
endmodule
```

8.32. The Verilog code based on the style of code in Figure 8.29 is

```
module prob8_32 (Clock, Resetn, D, N, z);
input Clock, Resetn, D, N;
output z;
reg z;
reg [2:1] y, Y;
wire [1:0] K;
parameter [2:1] S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
cont'd
```


```
// Define the next state and output combinational circuits
   assign K = \{D, N\};
   always @(K or y)
     case (y)
        S1: if (K == 2'b00)
                                  begin
                                     Y = S1; z = 0;
                                  end
             else if (K == 2'b01)
                                  begin
                                     Y = S3; z = 0;
             else if (K == 2'b10)
                                  begin
                                     Y = S2; z = 0;
                                  end
             else
                                  begin
                                     Y = 2'bxx; z = 1'bx;
                                  end
        S2: if (K == 2'b00)
                                  begin
                                     Y = S2; z = 0;
                                  end
             else if (K == 2'b01)
                                  begin
                                     Y = S1; z = 1;
                                  end
             else if (K == 2'b10)
                                  begin
                                     Y = S3; z = 1;
                                  end
             else
                                  begin
                                     Y = 2'bxx; z = 1'bx;
                                  end
        S3: if (K == 2'b00)
                                  begin
                                     Y = S3; z = 0;
                                  end
             else if (K == 2'b01)
                                  begin
                                     Y = S2; z = 0;
                                  end
             else if (K == 2'b10)
                                  begin
                                     Y = S1; z = 1;
                                  end
             else
                                  begin
                                     Y = 2'bxx; z = 1'bx;
                                  end
        default:
                                  begin
                                     Y = 2'bxx; z = 1'bx;
                                  end
     endcase
   // Define the sequential block
   always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le S1;
     else y \le Y;
endmodule
```


8.33. The Verilog code based on the style of code in Figure 8.34 is

```
module prob8_33 (Clock, Resetn, D, N, z);
  input Clock, Resetn, D, N;
  output z;
  reg [2:1] y;
  wire [1:0] K;
  parameter [2:1] S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
  assign K = \{D, N\};
  // Define the sequential block
  always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le S1;
     else
        case (y)
           S1: if (K == 2'b00) y \le S1;
               else if (K == 2'b01) y <= S3;
               else if (K == 2'b10) y <= S2;
               else y \le 2'bxx;
           S2: if (K == 2'b00) y <= S2;
               else if (K == 2'b01) y <= S1;
               else if (K == 2'b10) y <= S3;
               else y \le 2'bxx;
           S3: if (K == 2'b00) y \le S3;
               else if (K == 2'b01) y <= S2;
               else if (K == 2'b10) y <= S1;
               else y \le 2'bxx;
           default: y \le 2'bxx;
        endcase
  // Define output
  assign z = ((y == S2) \& ((K == 2'b01) | (K == 2'b10))) | ((y == S3) \& (K == 2'b10));
```


8.34. Verilog code for the FSM in Figure P8.2 is

```
module prob8_34 (Clock, Resetn, w, z);
  input Clock, Resetn, w;
  output z;
  reg [2:1] y, Y;
  parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
  // Define the next state combinational circuit
  always @(w or y)
     case (y)
        A: if (w) Y = C;
           else
                   Y = A;
        B: if (w) Y = D;
            else
                   Y = A;
        C: if (w) Y = D;
            else
                   Y = A;
        D: if (w) Y = B;
                   Y = A;
            else
     endcase
  // Define the sequential block
  always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le A;
     else y \le Y;
  // Define output
  assign z = (y == B);
endmodule
```






8.37. To ensure that the device 3 will get serviced the FSM in Figure 8.72 can be modified as follows:



8.39. The required control signals can be generated using the following FSM:



Let $k=w_2+w_1$. Then the next-state transitions can be defined as

D .	Next state			
Present state		k=1		
A	A	В		
В	В	C		
C	C	A		

Using one-hot encoding, the state-assigned table becomes

Present	Next state			
state	k = 0	k = 1		
$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$		
001	001	010		
010	010	100		
100	100	001		

The next-state expressions are

$$Y_3 = \overline{k}y_3 + ky_2$$

$$Y_2 = \overline{k}y_2 + ky_1$$

$$Y_1 = \overline{k}y_1 + ky_3$$

The output expressions are

$$\begin{array}{rcl} TEMP_{in} & = & ky_1 \\ TEMP_{out} & = & ky_3 \\ R1_{out} & = & y_2(w_2 \oplus w_1) \\ R1_{in} & = & y_3(w_2 \oplus w_1) \\ R2_{out} & = & y_1\overline{w}_2w_1 + y_2w_2w_1 \\ R2_{in} & = & y_2\overline{w}_2w_1 + y_3w_2w_1 \\ R3_{out} & = & y_1w_2 \\ R3_{in} & = & y_2w_2 \end{array}$$

Chapter 9

9.1. The next-state and output expressions for the circuit in Figure P9.1 are

$$\begin{array}{rcl} Y_1 & = & \overline{w}_1 + y_1 \overline{y}_2 \\ Y_2 & = & \overline{w}_2 + \overline{y}_1 + w_1 y_2 \\ z_1 & = & \overline{y}_1 \\ z_2 & = & \overline{y}_2 \end{array}$$

This gives the excitation table


	Present	Ne	Next state				
	state	$w_2w_1=00$	01	10	11	$z_{2}z_{1}$	
	y_2y_1		Y_2Y_1				
A	00	11	10	11	10	11	
В	01	11	11	01)	<u>(01)</u>	10	
C	10	11	(10)	11	(10)	01	
D	11	(11)	10	01	10	00	

The resulting flow table is

Present	Nex	Next state				
state	$w_2w_1=00$	01	10	11	$z_{2}z_{1}$	
A	D	C	D	C	11	
В	D	D	\bigcirc B	\bigcirc B	10	
С	D	(C)	D	(c)	01	
D	D	C	В	C	00	

The behavior is the same as described in the flow table in Figure 9.21a, if the state interchanges A \leftrightarrow D and B \leftrightarrow C are made.

9.2. The waveforms are



The flow table is

Present	Next state	Outputs, z_2z_1		
state	C = 0 1	0	1	
0	1 0	00	10	
1	\bigcirc 0	01	00	

The circuit generates a non-overlapping 2-phase clock.


9.3. The partitioning procedure gives

$$\begin{array}{lcl} P_1 & = & (ADGJMPT)(BEHR)(CF)(ILOSV)(KNU) \\ P_2 & = & (AD)(GP)(JMT)(B)(E)(HR)(C)(F)(ILOSV)(KNU) \\ P_3 & = & (A)(D)(GP)(JMT)(B)(E)(HR)(C)(F)(ILOSV)(KNU) \\ P_4 & = & P_3 \end{array}$$

This gives the flow table

Present	Next state				
state	$w_2w_1=00$	01	10	11	z
A	A	В	C	_	0
В	D	\bigcirc B	_	_	0
C	G	_	\bigcirc	_	0
D	D	E	F	_	0
Е	G	E	_	_	0
F	J	_	\bigcirc F	_	0
G	G	Н	I	_	0
Н	J	\bigcirc H	_	_	0
I	A	_		_	1
J	\bigcirc	K	I	_	0
K	A	\bigcirc K	_	_	1

The corresponding merger diagram is



This leads to the reduced flow table

Present	Next state				
state	$w_2w_1=00$	01	10	11	z
A	A	В	C	_	0
В	D	\bigcirc B	_	_	0
С	G	(C)	\bigcirc	_	0
D	D	C	F	_	0
F	J	\bigcirc F	\bigcirc F	_	0
G	G	F	I	_	0
I	A	\bigcirc	(I)	_	1
J	1	I	I	_	0


9.4. The partitioning procedure gives

 $\begin{array}{rcl} P_1 & = & (AF)(BEGL)(CJ)(DK)(HM) \\ P_2 & = & (AF)(BG)(EL)(CJ)(DK)(HM) \\ P_3 & = & (A)(F)(BG)(EL)(CJ)(DK)(HM) \\ P_4 & = & P_3 \end{array}$

Replacing states B and G, E and L, C and J, D and K, and H and M with new states B, E, C, D, and H, respectively, produces the following flow table:

Present	Next state				Output
state	$w_2w_1=00$	01	10	11	z
A	A	В	С		0
В	D	\bigcirc B	_	Н	0
С	F	_	\bigcirc	Н	0
D	D	E	C	_	1
Е	A	\bigcirc	_	Н	0
F	F	E	C	_	0
Н	_	В	C	$\underbrace{\boldsymbol{H}}$	1

The merger diagram is




Only C and F can be merged if the Moore model is to be preserved. Therefore, the reduced flow table is

Present	Next state				
state	$w_2w_1=00$	01	10	11	z
A	A	В	C	_	0
В	D	\bigcirc B	_	Н	0
C	\bigcirc	E	\bigcirc	Н	0
D	D	E	C	_	1
Е	A	\bigcirc	_	Н	0
Н	-	В	C	$\stackrel{\textstyle (H)}{\textstyle \ }$	1


9.5. Relabel the flow table as

Present	Next state	Outpu			
state	$w_2w_1 = 00$ 01 10 11	00	01	10	11
A	1 3 7 2	0	_	1	1
В	5 (3) (4) 8	0	1	0	0
С	5 6 4 2	0	1	0	1
D	1 6 7 8	_	_	1	0


The transition diagram is



The diagonal transitions cannot be avoided without introducing additional states. A possible modification is



This transition diagram can be embedded onto a 3-cube as follows:



Then the modified flow table is

Present	Nex	t state	e		Output z			
state	$w_2w_1=00$	01	10	11	00	01	10	11
A	A	В	D	\bigcirc	0	-	1	1
В	G	\bigcirc B	\bigcirc B	F	0	1	0	0
С	\bigcirc	\bigcirc	G	A	0	1	0	1
D	A	E	\bigcirc	\bigcirc	_	_	1	0
Е	_	C	_	_	_	1	_	-
F	_	_	_	D	_	_	_	0
G	С	_	В	_	0	_	0	_

The excitation table is

	Present	N	ext stat	e		Output			
	state	$w_2w_1=00$	01	10	11	00	01	10	11
	$y_3y_2y_1$		Y_3Y_2Y	1				z	
A	000	(000)	(001)	010	(000)	0	-	1	1
В	001	101	001	(001)	011	0	1	0	0
C	100	(100)	(100)	101	000	0	1	0	1
D	010	000	110	(010)	(010)	_	_	1	0
E	110	_	100	_	_	_	1	_	-
F	011	_	_	_	010	_	_	_	0
G	101	100	_	001	_	0	_	0	_


The next-state and output expressions are

$$\begin{array}{rcl} Y_3 & = & \overline{w}_2 y_3 + \overline{w}_2 \overline{w}_1 y_1 + \overline{w}_1 y_3 y_1 \\ Y_2 & = & w_2 \overline{w}_1 \overline{y}_3 \overline{y}_1 + w_1 \overline{y}_3 y_2 \overline{y}_1 + w_2 \overline{y}_3 y_2 \overline{y}_1 + w_2 w_1 \overline{y}_3 \overline{y}_2 y_1 \\ Y_2 & = & \overline{y}_3 \overline{y}_2 y_1 + \overline{w}_2 w_1 \overline{y}_3 \overline{y}_2 + w_2 \overline{w}_1 y_3 \overline{y}_2 + w_2 \overline{w}_1 \overline{y}_2 y_1 \\ z & = & \overline{w}_2 w_1 + w_1 \overline{y}_2 \overline{y}_1 + w_2 \overline{w}_1 \overline{y}_3 \overline{y}_1 \end{array}$$

9.6. Relabel the flow table in Figure 9.42 as

Present	Next state	Output z			
state	$w_2w_1 = 00$ 01 10 11	00	01	10	11
A	1 3 7 2	0	_	1	1
В	5 3 4 8	0	1	0	0
С	5 6 4 2	0	1	0	1
D	1 6 7 8	_	_	1	0

Using pairs of equivalent states gives the following transition diagram:



Therefore, the modified flow table is

Present	Nex	xt state	e		Output z			
state	$w_2w_1=00$	01	10	11	00	01	10	11
A1	(A1)	B1	A2	(A1)	0	_	1	1
A2	$\stackrel{\frown}{\text{A2}}$	B2	D1	$\stackrel{\frown}{(A2)}$	0	_	1	1
B1	C2	B 1	(B1)	B2	0	1	0	0
B2	B1	<u>B2</u>	(B2)	D2	0	1	0	0
C1	<u>C1</u>	\bigcirc 1	C2	A1	0	1	0	1
C2	<u>C2</u>	$\overline{\mathbb{C}^2}$	B1	C1	0	1	0	1
D1	A2	C1	(D1)	(D1)	_	_	1	0
D2	D1	C2	(D2)	(D2)	ı	_	1	0

The excitation table is

	Present	No	Next state					Output z			
	state	$w_2w_1=00$	01	10	11	00	01	10	11		
	$y_3y_2y_1$		Y_3Y_2Y	1			2	z			
A1	000	(000)	010	001	(000)	0	_	1	1		
A2	001	(001)	011	101	(001)	0	_	1	1		
B1	010	110	(010)	(010)	011	0	1	0	0		
B2	011	010	(011)	(011)	111	0	1	0	0		
C1	100	(100)	(100)	110	000	0	1	0	1		
C2	110	(110)	(110)	010	100	0	1	0	1		
D1	101	001	100	(101)	(101)	_	_	1	0		
D2	111	101	110	111	(111)	-	_	1	0		

The next-state and output expressions are

$$\begin{array}{rcl} Y_3 & = & \overline{w}_2\overline{w}_1y_2\overline{y}_1 + \overline{w}_1y_3\overline{y}_2\overline{y}_1 + w_2\overline{w}_1\overline{y}_2y_1 + w_2w_1y_2y_1 + \\ & & y_3y_2y_1 + \overline{w}_2w_1y_3 + w_1y_3y_2 + w_1y_3y_1 \\ Y_2 & = & \overline{y}_3y_2 + \overline{w}_2w_1y_3 + \overline{w}_1y_2\overline{y}_1 + \overline{w}_2w_1y_2 + w_2y_2y_1 + w_2\overline{w}_1y_3\overline{y}_2 \\ Y_1 & = & w_2y_1 + \overline{w}_1\overline{y}_2y_1 + w_1\overline{y}_3y_1 + w_2\overline{w}_1\overline{y}_3\overline{y}_2 \\ z & = & \overline{w}_2y_1 + w_2\overline{y}_3\overline{y}_2 + w_1y_3\overline{y}_2 + \overline{w}_1y_3y_1 \end{array}$$

9.7. Using the one-hot encoding, the FSM in Figure 9.42 can be implemented as

State	Present	Ne	ext state	e			Outp	out z	
assignment	state	$w_2w_1=00$	01	10	11	00	01	10	11
0001	A	A) E	F	A	0	_	1	1
0010	В	G	\bigcirc B	\bigcirc B	Н	0	1	0	0
0100	C	C	(C)	G	I	0	1	0	1
1000	D	F	J	D	\bigcirc	_	_	1	0
0011	Е	_	В	-	_	_	1	_	_
1001	F	A	_	D	_	0	_	1	_
0110	G	C	_	В	_	0	_	0	_
1010	Н	_	_	-	D	_	_	_	0
0101	I	_	_	_	A	_	_	_	1
1100	J	_	C	_	_	_	1	_	_


9.8. Using the merger diagram in Figure 9.40a, the FSM in Figure 9.39 becomes

Present	Next state	Output
state	$w_2w_1 = 00$ 01 10 1	1 2
A	(A) G E -	- 0
В	<u>В</u> С <u>В</u> г	0
C	В С Е О	1
D	– С Е (Г	0 0
Е	А – (Е) Г) 1
G	В (G) – П) 1


9.9. The relabeled flow table is

Present	Nex	Output			
state	$w_2w_1=00$	01	10	11	z
A	1	2	3	1	
В	4	2	_	7	
C	6	_	3	7	
D	4	5	3	_	
Е	1	(5)	_	7	
F	6	5	3	_	
G	_	2	3	7	

The corresponding transition diagram is as follows. Note that the diagonal transitions are shown only when they involve a transition to a stable state.



The diagonal transition $D \to C$ labeled 3 can be removed by using the unspecified entry in row E, such that the required transition is performed as $D \to E \to F \to C$; this involves placing a label 3 on the paths from D to E and E to F. Similarly, the diagonal transition $E \to G$ labeled 7 can be removed by using the unspecified entry in row A, such that the required transition is performed as $E \to A \to C \to G$. These modifications produce the following transition diagram:



Then the modified flow table is

Present	Nex	Output			
state	$w_2w_1=00$	01	10	11	z
A	A	В	C	C	0
В	D	\bigcirc B	_	G	0
C	F	_	(C)	G	0
D	\bigcirc	E	E	_	1
Е	A	\bigcirc	F	A	0
F	F	E	C	_	0
G	_	В	C	\bigcirc	1

Thus, a possible state assignment is: A=000, B=001, C=100, D=011, E=010, F=110, and G=101. Then, the state-assigned table is

	Present		Next stat	e		
	state	$w_2w_1=00$	01	10	11	Output
	$y_3y_2y_1$		$Y_3Y_2Y_3$	1		z
A	000	(000	001	100	100	0
В	001	011	(001)	_	101	0
C	100	110	_	(100)	101	0
D	011	(011)	010	010	_	1
E	010	000	(010)	110	000	0
F	110	(110) 010	100	_	0
G	101) -	001	100	(101)	1

The next-state and output expressions are

$$\begin{array}{rcl} Y_3 & = & w_2\overline{y}_2 + \overline{w}_1y_3 + w_2\overline{w}_1\overline{y}_1 \\ Y_2 & = & \overline{w}_1\overline{y}_3y_1 + \overline{w}_2y_3\overline{y}_1 + \overline{w}_2w_1y_2 + w_2\overline{w}_1\overline{y}_3y_2 + y_2y_1 \\ Y_1 & = & w_1y_3\overline{y}_2 + \overline{w}_2w_1\overline{y}_2 + \overline{w}_2\overline{w}_1y_1 + \overline{y}_3y_2y_1 \\ z & = & y_2y_1 + y_3y_1 \end{array}$$

9.10. The minimum-cost hazard-free implementation is

$$f = \overline{x}_1 \overline{x}_3 \overline{x}_4 + x_1 x_2 x_4 + x_1 x_3 x_4$$

9.11. The minimum-cost hazard-free implementation is

$$f = \overline{x}_1 \overline{x}_2 \overline{x}_4 \overline{x}_5 + \overline{x}_1 \overline{x}_2 x_3 \overline{x}_4 + x_1 x_2 \overline{x}_3 \overline{x}_4 + x_1 x_2 \overline{x}_4 x_5$$

9.12. The minimum-cost hazard-free POS implementation is

$$f = (x_1 + x_2 + x_4)(x_1 + x_2 + \overline{x_3})(x_1 + \overline{x_3} + \overline{x_4})(x_2 + \overline{x_3} + x_4)$$

9.13. The minimum-cost hazard-free POS implementation is


$$f = (x_1 + x_2 + \overline{x}_4 + x_5)(x_1 + x_2 + \overline{x}_3 + \overline{x}_4)(\overline{x}_1 + \overline{x}_2 + x_4)$$

9.14. If A=B=D=E=1 and C changes from 0 to 1, then f changes $0 \to 1 \to 0$ and g changes $0 \to 1 \to 0 \to 1$. Therefore, there is a static hazard on f and a dynamic hazard on g.

9.16. The flow diagram in Figure P9.3 meets the vending machine specification if $w_2 = D$ and $w_1 = N$. Therefore, the reduced flow table is the same as the same as the answer to Problem 9.3. The relabeled flow table is

Present	N	Next state					
state	DN=00	01	10	11	z		
A	1	2	4	_	0		
В	5	2	_	_	0		
С	8	3	4	_	0		
D	5	3	7	_	0		
F	11	6	7	-	0		
G	8	6	10	_	0		
I	1	9	(10)	_	1		
J	(11)	9	10	_	0		

The transition diagram is



A suitable state assignment is: A=000, B=001, C=010, D=011, F=111, G=110, I=100, and J=101. Then the state-assigned table is

	Present	1	Next sta	ate		
	state	DN=00	01	10	11	Output
	$y_3y_2y_1$		Y_3Y_2Y	1		z
A	000	(000)	001	010	1	0
В	001	(011)	(001)	_	_	0
C	010	110	(010)	(010)	_	0
D	011	(011)	010	111	_	0
F	111	101	(111)	(111)	_	0
G	110	(110)	111	100	_	0
I	100	000	(100)	(100)	_	1
J	101	(101)	100	100	_	0


The next-state and output expressions are

$$\begin{array}{rcl} Y_{3} & = & Dy_{3} + Ny_{3} + y_{3}y_{1} + y_{3}y_{2} + Dy_{1} + \overline{D}y_{2}\overline{y}_{1}\overline{N} \\ Y_{2} & = & D\overline{y}_{3} + \overline{y}_{3}y_{2} + \overline{N}\overline{y}_{3}y_{1} + Ny_{2} + Dy_{2}y_{1} + \overline{D}y_{2}\overline{y}_{1} \\ Y_{1} & = & \overline{N}\overline{y}_{3}y_{1} + \overline{D}y_{1}\overline{N} + N\overline{y}_{3}\overline{y}_{2} + Ny_{3}y_{2} + \overline{y}_{3}\overline{y}_{2}y_{1} + y_{3}y_{2}y_{1} \\ z & = & y_{3}\overline{y}_{2}\overline{y}_{1} \end{array}$$

9.17. A possible Moore-type flow table is

Present	Ne	xt sta	te		Output
state	wc = 00	01	10	11	z
A	A	В	D	_	0
В	A	\bigcirc B	_	C	0
С	_	В	D	\bigcirc	0
D	A	_	$\bigcirc\!$	E	0
Е	A	E	D	\bigcirc E	1

A merger diagram for this flow table is



Merging states A, B and C into a new state A, and states D and E into a new state E, gives the Mealy-type flow table

Present	Ne	Next state			Output z			
state	wc = 00	01	10	11	00	01	10	11
A	A	A	D	A	0	0	0	0
D	A	\bigcirc	\bigcirc	\bigcirc	0	1	0	1

Then, the excitation table is

Present	Next state			Output				
state	wc = 00	01	10	11	00	01	10	11
У		Y				;	z	
0	0	0	1	0	0	0	0	0
1	0	(1)	(1)	\bigcirc	0	1	0	1


The next-state expression is

$$Y = w\overline{c} + cy + wy$$

Note that the term wy is included to prevent a static hazard. The output expression is

$$z = cy$$


The resulting circuit is



9.18. A possible Moore-type flow table is

Present	Ne	xt sta	te		Output
state	wc = 00	01	10	11	z
A	A	В	D		0
В	A	\bigcirc B	_	C	0
С	_	В	D	\bigcirc	0
D	A	_	\bigcirc	E	0
Е	A	\bigcirc E	F	\bigcirc	1
F	A	В	\bigcirc F	\bigcirc F	0

The corresponding merger diagram is




Merging rows A, B, and C into a new row A gives the reduced flow table

Present	Next state	Output z
state	wc = 00 01 10 11	z
A	(A) (A) D (A)	0
D	A – D E	0
Е	A E F E	1
F	A A F F	0

To determine a suitable state assignment, relabel the flow table as follows:

Present	Ne	Output			
state	wc = 00	01	10	11	z
A	1	2	4	(3)	0
D	1	_	\bigcirc 4	6	0
Е	1	(5)	7	6	1
F	1	2	7	8	0

The transition diagram is



The flow table is

Both diagonal transitions, under the label 1, can be omitted because there exist alternate paths along the edges for this label. Let the transition from E to A take place via D. Then, a possible state assignment is A=00, D=01, E=11, and F=10, which leads to the excitation table:

	Present					
	state	wc = 00	01	10	11	Output
	y_2y_1	Y_2Y_1	Y_2Y_1	Y_2Y_1	Y_2Y_1	z
A	00	00	00	01	00	0
D	01	00	_	<u>(01)</u>	11	0
E	11	01	(11)	10	(11)	1
F	10	00	00	10	10	0

The resulting next-state expressions are


$$Y_2 = wy_2 + cy_1$$

$$Y_1 = cy_1 + \overline{w}y_1y_2 + w\overline{y}_2\overline{c} + wy_1\overline{y}_2$$

The product term $wy_1\overline{y}_2$ is included to avoid a static hazard.

The output expression is $z = y_1 y_2$.

9.19. A possible state diagram for the three-input arbiter is



9.20. Using the mutual exclusion element, the input valuation $r_2r_1=11$ cannot occur. Hence, the flow table is

Present	Nex	Next state					
state	$r_2r_1=00$	01	10	11	Output g_2g_1		
A	A	В	С	_	00		
В	A	\bigcirc	C	_	01		
С	A	В	\bigcirc	_	10		

The excitation table is

	Present	Ne				
	state	$r_2r_1=00$	01	10	11	Output
	y_2y_1		Y_2Y_1			g_2g_1
A	00	00	01	10	_	00
В	01	00	01)	10	_	01
C	10	00	01	10	_	10
D	11	_	_	_	_	_

The resulting next state and output equations are


$$Y_1 = r_1$$

$$Y_2 = r_2$$


$$g_1 = y_1$$

Chapter 10


10.1. In the modified shift register the order of the multiplexers that perform the load and enable operations are reversed from the order in Figure 10.4. Bit zero of the modified register is show below.



10.2. (a) A modified ASM chart that has only Moore-type outputs in state S2 is given below.



(b)




```
(c)
                   module bitcount (Clock, Resetn, LA, s, Data, B, Done);
                      input Clock, Resetn, LA, s;
                      input [7:0] Data;
                      output [3:0] B;
                      output Done;
                       wire [7:0] A;
                       wire z;
                      reg [1:0] Y, y;
                      reg [3:0] B;
                      reg Done, EA, EB, LB;
                   // control circuit
                       parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10, S4 = 2'b11;
                      always @(s or y or z)
                      begin: State_table
                         case (y)
                            S1:
                                   if (s == 0) Y = S1;
                                   else Y = S2;
                            S2,S3: if (!z && !A[0]) Y = S2;
                                   else if (!z && A[0]) Y = S3;
                                   else Y = S4;
                                   if (s == 1) Y = S4;
                            S4:
                                   else Y = S1;
                         endcase
                      end
                      always @(posedge Clock or negedge Resetn)
                      begin: State_flipflops
                         if (Resetn == 0) y \le S1;
                         else y \le Y;
                      end
                      always @(y or A[0])
                      begin: FSM_outputs
                         EA = 0; LB = 0; EB = 0; Done = 0; // defaults
                         case (y)
                            S1:
                                   LB = 1;
                            S2:
                                   EA = 1;
                            S3:
                                   begin
                                      EA = 1; EB = 1;
                                    end
                            S4:
                                   Done = 1;
                         endcase
                       end
```

// datapath circuit


```
// counter B 
always @(negedge Resetn or posedge Clock) 
if (!Resetn) B <= 0; 
else if (LB) B <= 0; 
else if (EB) B <= B+1; 
shiftrne ShiftA (Data, LA, EA, 0, Clock, A); 
assign z = \sim |A;
```

endmodule


10.3. (a)



(b)



(c) The ASM chart for the control circuit is shown below. Note that we assume the EB signal is controlled by external logic.



```
(d)
                module multiply (Clock, Resetn, LA, LB, s, DataA, DataB, P, Done);
                   parameter n = 8;
                   parameter m = 3;
                   input Clock, Resetn, LA, LB, s;
                   input [n-1:0] DataA, DataB;
                   output [n+n-1:0] P;
                   output Done;
                   wire bc, z;
                   reg [n+n-1:0] DataP;
                   wire [n+n-1:0] A, Sum;
                   reg [1:0] y, Y;
                   wire [n-1:0] B;
                   wire [m-1:0] C;
                   reg Done, EA, EP, Psel, LC, EC;
                   integer k;
```

```
// control circuit
  parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
  always @(s or y or z)
  begin: State_table
     case (y)
        S1: if (s == 0) Y = S1;
              else Y = S2;
        S2: if (z) Y = S3;
              else Y = S2;
        S3: if (s == 1) Y = S3;
              else Y = S1;
        default: Y = 2'bxx;
     endcase
  end
  always @(posedge Clock or negedge Resetn)
  begin: State_flipflops
     if (Resetn == 0) y \le S1;
     else y \le Y;
  end
  always @(y or bc)
  begin: FSM_outputs
     EA = 0; EP = 0; Done = 0; Psel = 0; EC = 0; LC = 0; // defaults
     case (y)
        S1: begin
                 EP = 1; EC = 1; LC = 1;
              end
        S2: begin
                 EA = 1; Psel = 1; EC = 1; LC = 0;
                if (bc) EP = 1;
                 else EP = 0;
              end
        S3: Done = 1;
     endcase
  end
// datapath circuit
  regne RegB (DataB, Clock, Resetn, LB, B);
     defparam RegB.n = 8;
  shiftlne ShiftA ({{n{1'b0}}}, DataA}, LA, EA, Clock, A);
     defparam ShiftA.n = 16;
  upcount Counter (LC, Clock, EC, C);
     defparam Counter.n = m;
```

```
assign bc = B[C];
assign z = &C;
assign Sum = A + P;


// define the 2n 2-to-1 multiplexers
always @(Psel or Sum)
   for (k = 0; k < n+n; k = k+1)
        DataP[k] = Psel ? Sum[k] : 0;


regne RegP (DataP, Clock, Resetn, EP, P);
   defparam RegP.n = 16;</pre>
```


endmodule

```
10.4.
                      module divider (Clock, Resetn, s, LA, EB, DataA, DataB, R, Q, Done);
                         parameter n = 8, log n = 3;
                         input Clock, Resetn, s, LA, EB;
                         input [n-1:0] DataA, DataB;
                         output [n-1:0] R, Q;
                         output Done;
                         wire Cout, z;
                         wire [n-1:0] DataR;
                         wire [n-1:0] Sum;
                         reg [1:0] y, Y;
                         wire [n-1:0] A, B, Q;
                         wire \lceil \log n - 1:0 \rceil Count;
                         reg Done, EA, Rsel, LR, ER, LC, EC, EQ;
                      // control circuit
                         parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10, S4 = 2'b11;
                         always @(s or y or z)
                         begin: State_table
                            case (y)
                               S1: if (s == 0) Y = S1;
                                     else Y = S2;
                               S2: Y = S3;
                               S3: if (z == 1) Y = S4;
                                     else Y = S2;
                               S4: if (s == 1) Y = S4;
                                     else Y = S1;
                            endcase
                         end
```

```
always @(posedge Clock or negedge Resetn)
   begin: State_flipflops
     if (Resetn == 0) y \le S1;
     else y \le Y;
  end
  always @(y or s or Cout or z)
   begin: FSM_outputs
     LR = 0; ER = 0; LC = 0; EC = 0; EA = 0; // defaults
     EQ = 0; Rsel = 0; Done = 0; // defaults
     case (y)
        S1: begin
                 LC = 1; LR = 1; Rsel = 0;
              end
        S2:
              begin
                 ER = 1; EA = 1;
              end
        S3: begin
                 Rsel = 1; EQ = 1; EC = 1;
                 if (Cout) LR = 1;
                 else LR = 0;
                 if (z == 0) EC = 1;
                 else EC = 0;
              end
        S4: Done = 1;
     endcase
   end
// datapath circuit
   regne RegB (DataB, Clock, Resetn, EB, B);
     defparam RegB.n = n;
   shiftlne ShiftR (DataR, LR, ER, A[n−1], Clock, R);
     defparam ShiftR.n = n;
   shiftlne ShiftA (DataA, LA, EA, 0, Clock, A);
     defparam ShiftA.n = n;
   shiftlne ShiftQ (0, 0, EQ, Cout, Clock, Q);
     defparam ShiftQ.n = n;
   downcount Counter (Clock, EC, LC, Count);
     defparam Counter.n = logn;
   assign z = (Count == 0);
   assign \{\text{Cout}, \text{Sum}\} = R + \{0, \sim B\} + 1;
   // define the n 2-to-1 multiplexers
   assign DataR = Rsel ? Sum : 0;
```








```
(d)
                module divider (Clock, Resetn, s, EA, EB, DataA, DataB, R, Q, Done);
                   parameter n = 8;
                   input Clock, Resetn, s, EA, EB;
                   input [n-1:0] DataA, DataB;
                   output [n-1:0] R, Q;
                   output Done;
                   wire Cout, ERegR;
                   wire [n-1:0] DataR;
                   wire [n-1:0] Sum;
                   reg [1:0] y, Y;
                   wire [n-1:0] A, B, Q;
                   reg Done, Rsel, ER, LQ, EQ;
                // control circuit
                   parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
                   always @(s or y or Cout)
                   begin: State_table
                     case (y)
                        S1: if (s == 0) Y = S1;
                              else Y = S2;
                        S2: if (Cout == 0) Y = S3;
                              else Y = S2;
                        S3: if (s == 1) Y = S3;
                              else Y = S1;
                        default: Y = S1;
                      endcase
                   end
                   always @(posedge Clock or negedge Resetn)
                   begin: State_flipflops
                     if (Resetn == 0) y \le S1;
                      else y \le Y;
                   end
                   always @(y or s or Cout)
                   begin: FSM_outputs
                     ER = 0; LQ = 0; EQ = 0; Rsel = 0; Done = 0; // defaults
                      case (y)
                        S1: begin
                                 LQ = 1; EQ = 1; Rsel = 0;
                              end
                        S2: begin
                                 Rsel = 1;
                                 if (Cout)
                                 begin
                                    EQ = 1; ER = 1;
                                 end
```

```
else
                  begin
                    EQ = 0; ER = 0;
                  end
             end
         S3: Done = 1;
      endcase
   end
// datapath circuit
   regne RegB (DataB, Clock, Resetn, EB, B);
      defparam RegB.n = n;
   regne RegR (DataR, Clock, Resetn, ERegR, R);
      defparam RegR.n = n;
   upcount Counter (Clock, EQ, LQ, Q);
      defparam Counter.n = n;
   assign ERegR = ER \mid EA;
   assign \{\text{Cout}, \text{Sum}\} = \{1'b0, R\} + \{1'b0, \sim B\} + 1;
   // define the n 2-to-1 multiplexers
   assign DataR = Rsel ? Sum : DataA;
```


- (e) This implementation of a divider is less efficient in the worst case when compared to the other implementations shown. The efficient algorithms presented are able to perform division in n cycles for n-bit inputs. However, the method of repeated subtraction takes 2^n cycles for the worst case, which is when dividing by 1. On the other hand, if the two numbers A and B are close in size, then repeated subtraction is an efficient approach.
- 10.6. State S3 is responsible for loading the operands into the divider, while state S4 starts the division operation. These states can be combined into a single state. We can use the z flag to indicate the first time that we've entered the new combined state. When z=1 a mealy output is produced which loads the operands and decrements the counter. Thus, the z flag changes to a 0. The combined state now produces a mealy output which starts the division, on the condition that z=0. This control circuit ASM chart is shown below.



```
module meancntl (Clock, Resetn, s, z, zz, EC, LC, Ssel, ES, LA, EB, Div, Done); input Clock, Resetn, s, z, zz; output EC, LC, Ssel, ES, LA, EB, Div, Done; reg EC, LC, Ssel, ES, LA, EB, Div, Done; reg [1:0] y, Y; parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10, S4 = 2'b11; always @(s or y or z or zz) begin: State_table case (y) S1: if (s == 0) Y = S1; else Y = S2; \\ S2: if (z == 0) Y = S2; else Y = S3;
```

```
S3: if (zz == 1) Y = S3;
          else Y = S4;
     S4: if (s == 1) Y = S4;
          else Y = S1;
  endcase
end
always @(posedge Clock or negedge Resetn)
begin: State_flipflops
  if (Resetn == 0) y \le S1;
  else y \le Y;
end
always @(s or y or z or zz)
begin: FSM_outputs
  LC = 0; EC = 0; ES = 0; LA = 0; EB = 0; Div = 0; Done = 0; Ssel = 0; // defaults
     S1: begin
             LC = 1; ES = 1;
          end
     S2: begin
             Ssel = 1; ES = 1;
             if (z == 0) EC = 1;
             else EC = 0;
          end
     S3: if (z == 0)
          begin
             Div = 1; LA = 0; EB = 0; EC = 0;
          else
          begin
             LA = 1; EB = 1; EC = 1;
          end
     S4: begin
             Div = 1; Done = 1;
          end
  endcase
end
```

- 10.8. The states S2 and S3 can be merged into a single state by performing the assignment $C_j = C_i + 1$. The circuit would require an adder to increment C_i by 1 and the outputs of this adder would be loaded in parallel into the counter C_j . If instead of using counters to implement C_i and C_j we used shift registers, then the effect of producing $C_i + 1$ could be efficiently implemented by wiring C_i to the parallel-load data inputs on C_j such that the bits are shifted by one position.
- 10.9. (a) The part of the datapath circuit that needs to be modified is shown below. The rest of the datapath is the same as the circuit shown in Figure 10.37.



```
(b)
              module sort (Clock, Resetn, s, WrInit, Rd, DataIn, RAdd, DataOut, Done);
                 parameter n = 4;
                 input Clock, Resetn, s, WrInit, Rd;
                 input [n-1:0] DataIn;
                 input [1:0] RAdd;
                 output [n-1:0] DataOut;
                 output Done;
                 wire [0:3] Ci, Cj, Cmux;
                 reg [1:0] Imux;
                 wire [n-1:0] R0, R1, R2, R3, A, B;
                 wire [n-1:0] RData, ABMux;
                 wire BltA, zi, zj;
                 reg Int, Csel, Wr, Ain, Bin, Aout, Bout, LI, LJ, EI, EJ, Done;
                 reg [3:0] y, Y;
                 reg Rin0, Rin1, Rin2, Rin3;
                 reg [n-1:0] ABData;
                 wire [0:3] Rout, ExtAdd;
                 wire [0:3] Addr0; //Parallel load for Ci
```

```
// control circuit
  parameter S1 = 4'b0000, S2 = 4'b0001, S3 = 4'b0010, S4 = 4'b0011;
  parameter S5 = 4'b0100, S6 = 4'b0101, S7 = 4'b0110, S8 = 4'b0111, S9 = 4'b1000;
  always @(s or BltA or zj or zi or y)
  begin: State_table
     case (y)
        S1: if (s == 0) Y = S1;
             else Y = S2;
        S2: Y = S3;
        S3: Y = S4;
        S4: Y = S5;
        S5: if (BltA) Y = S6;
             else Y = S8;
        S6: Y = S7;
        S7: Y = S8;
        S8: if (!zj) Y = S4;
             else if (!zi) Y = S2;
             else Y = S9;
        S9: if (s) Y = S9;
             else Y = S1;
        default: Y = 4'bx;
     endcase
  end
  always @(posedge Clock or negedge Resetn)
  begin: State_flipflops
     if (Resetn == 0) y \le S1;
     else y \le Y;
  end
  always @(y or zj or zi)
  begin: FSM_outputs
     Int = 1; Done = 0; LI = 0; LJ = 0; EI = 0; EJ = 0; // defaults
     Csel = 0; Wr = 0; Ain = 0; Bin = 0; Aout = 0; Bout = 0; // defaults
     case (y)
        S1: begin
                LI = 1; Int = 0;
             end
        S2:begin
                Ain = 1; LJ = 1;
             end
        S3: EJ = 1;
        S4: begin
                Bin = 1; Csel = 1;
             end
        S5: ; // no ouputs asserted in this state
        S6: begin
                Csel = 1; Wr = 1; Aout = 1;
             end
```

```
S7: begin
             Wr = 1; Bout = 1;
          end
     S8: begin
             Ain = 1;
            if (!zj) EJ = 1;
             else
            begin
               EJ = 0;
               if (!zi) EI = 1;
               else EI = 0;
          end
     S9: Done = 1;
  endcase
end
// datapath circuit
regne Reg0 (RData, Clock, Resetn, Rin0, R0);
  defparam Reg0.n = n;
regne Reg1 (RData, Clock, Resetn, Rin1, R1);
  defparam Reg1.n = n;
regne Reg2 (RData, Clock, Resetn, Rin2, R2);
  defparam Reg2.n = n;
regne Reg3 (RData, Clock, Resetn, Rin3, R3);
  defparam Reg3.n = n;
regne RegA (ABData, Clock, Resetn, Ain, A);
  defparam RegA.n = n;
regne RegB (ABData, Clock, Resetn, Bin, B);
  defparam RegB.n = n;
assign BltA = (B < A) ? 1 : 0;
assign ABMux = (Bout == 0) ? A : B;
assign RData = (WrInit == 0) ? ABMux : DataIn;
assign Addr0 = 4'b1000;
shiftrne Outerloop (Addr0, LI, EI, 0, Clock, Ci);
shiftrne Innerloop (Ci, LJ, EJ, 0, Clock, Cj);
dec2to4 Decoder (RAdd, ExtAdd);
assign Rout = Int ? Cmux : ExtAdd;
assign Cmux = (Csel == 0)? Ci : Cj;
always @(WrInit or Wr or Rout or R3 or R2 or R1 or R0)
begin
  case (Rout)
     4'b1000: Imux = 0;
     4'b0100: Imux = 1;
     4'b0010: Imux = 2;
     4'b0001: Imux = 3;
     default: Imux = 0:
  endcase
```

```
if (WrInit | Wr)
        case (Rout)
             4'b1000: {Rin3, Rin2, Rin1, Rin0} = 4'b0001;
             4'b0100: {Rin3, Rin2, Rin1, Rin0} = 4'b0010;
             4'b0010: {Rin3, Rin2, Rin1, Rin0} = 4'b0100;
             4'b0001: \{Rin3, Rin2, Rin1, Rin0\} = 4'b1000;
             default: \{Rin3, Rin2, Rin1, Rin0\} = 4'bx;
        endcase
     else \{Rin3, Rin2, Rin1, Rin0\} = 4'b0000;
     case (Imux)
        0: ABData = R0;
        1: ABData = R1;
        2: ABData = R2:
        3: ABData = R3;
     endcase
  end
  assign zi = Ci[2];
  assign zj = Cj[3];
  assign DataOut = (Rd == 0)? 'bz : ABData;
endmodule
```

- (c) The major drawback of using shift-registers instead of counters is that the number of flip-flops is increased. Each counter uses log_2n flip-flops while each shift register contains n flip-flops. However, the shift-register requires no combinational logic to perform tests such as whether the count value k-2 has been reached in the shift register we directly access bit k-2 of the register to perform this test. It should also be possible to clock the datapath at a higher maximum clock frequency when using shift-registers, because they are simpler than counters.
- 10.11. The Verilog code below shows the changes needed in the datapath so that an SRAM block can be used instead of registers. The SRAM block is clocked on the negative edge of the Clock signal, hence changes in the outputs produced by the other datapath elements must be stable before the negative edge; the clock period must be long enough to accommodate this constraint.


```
module sort (Clock, Resetn, s, WrInit, Rd, DataIn, RAdd, DataOut, Done);
   parameter n = 4;
   input Clock, Resetn, s, WrInit, Rd;
   input [n-1:0] DataIn;
   input [1:0] RAdd;
   output [n-1:0] DataOut;
   output Done;
```

```
wire [1:0] Ci, Cj, CMux, IMux, MemAdd;
   wire [n-1:0] A, B, RData, ABMux;
   wire BltA, zi, zj, WE, NClock;
   reg Int, Csel, Wr, Ain, Bin, Aout, Bout;
  reg LI, LJ, EI, EJ, Done;
  reg [3:0] y, Y;
  reg [n-1:0] ABData;
// control circuit
  parameter S1 = 4'b0000, S2 = 4'b0001, S3 = 4'b0010, S4 = 4'b0011;
  parameter S5 = 4'b0100, S6 = 4'b0101, S7 = 4'b0110, S8 = 4'b0111, S9 = 4'b1000;
  always @(s or BltA or zj or zi)
  begin: State_table
     ... code not shown: see Figure 10.40
   end
  always @(posedge Clock or negedge Resetn)
  begin: State_flipflops
     if (Resetn == 0)
        y \le S1;
     else
        y \le Y;
  end
  always @(y or zj or zi)
  begin: FSM_outputs
     ... code not shown: see Figure 10.40
  end
   regne RegA (ABData, Clock, Resetn, Ain, A);
     defparam RegA.n = n;
  regne RegB (ABData, Clock, Resetn, Bin, B);
     defparam RegB.n = n;
  assign BltA = (B < A) ? 1 : 0;
  assign ABMux = (Bout == 0) ? A : B;
   assign RData = (WrInit == 0) ? ABMux : DataIn;
   upcount OuterLoop (0, Resetn, Clock, EI, LI, Ci);
   upcount InnerLoop (Ci, Resetn, Clock, EJ, LJ, Cj);
   assign CMux = (Csel == 0)? Ci : Cj;
   assign IMux = (Int == 1) ? CMux : RAdd;
   assign MemAdd = IMux;
   assign WE = WrInit | Wr;
   assign NClock = \simClock;
```


10.12. Pseudo-code that represents the log_2 operation is

```
-- assume that K \geq 1 L=0; while (K>1) do K=K\div 2; L=L+1; end while ; -- L now has the largest value such that 2^L < K
```


An ASM chart that corresponds to the pseudo-code is



From the ASM chart, a shift-register is needed to divide K by 2, and a counter is needed for L. An appropriate datapath circuit is



An ASM chart for the control circuit is



Complete Verilog code for this circuit is shown below.

```
module log2k (Clock, Resetn, LData, s, Data, L, Done);
  input Clock, Resetn, LData, s;
  input [7:0] Data;
  output [3:0] L;
  output Done;
   wire [7:0] K;
   wire Kgt1;
  reg [1:0] y, Y;
  reg Done, EL, LL, EK;
// control circuit
  parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
   always @(s or y or Kgt1)
  begin: FSM_transitions
     case (y)
        S1: if (s == 0) Y = S1;
              else Y = S2;
        S2: if (Kgt1 == 1) Y = S2;
              else Y = S3;
        S3: if (s == 1) Y = S3;
              else Y = S1;
        default: Y = 2'bxx;
     endcase
   end
  always @(posedge Clock or negedge Resetn)
  begin: State_flipflops
     if (Resetn == 0)
        y \le S1;
     else
        y \le Y;
  end
   always @(y or s or LData or Kgt1)
  begin: FSM_outputs
     EL = 0; LL = 0; EK = 0; Done = 0; // defaults
     case (y)
        S1: begin
                 EL = 1; LL = 1;
                 if (LData == 1) EK = 1;
                 else EK = 0;
              end
        S2: begin
                 EK = 1;
                 if (Kgt1) EL = 1;
                 else EL = 0;
              end
        S3: Done = 1;
     endcase
   end
```


```
//datapath circuit
                                   shiftrne ShiftK (Data, LData, EK, 1'b0, Clock, K);
                                      defparam ShiftK.n = 8;
                                   // upcount is in Figure 7.57
                                   upcount CntL (4'b0, Resetn, Clock, EL, LL, L);
                                   assign Kgt1 = (K > 1) ? 1 : 0;
                                endmodule
10.13.
                  module mean (Clock, Resetn, Data, RAdd, s, ER, M, Done);
                     parameter n = 8;
                     input Clock, Resetn;
                     input [n-1:0] Data;
                     input [1:0] RAdd;
                     input s, ER;
                     output [n-1:0] M;
                     output Done;
                     reg LC, EC, Ssel, ES, LA, EB, LB, Div, Done;
                     wire z, zz;
                     reg [0:3] Dec_RAdd;
                     wire [0:3] Rin;
                     wire [1:0] C;
                     wire [n-1:0] R0, R1, R2, R3, SR, Sin, Sum, Remainder, K;
                     reg [n-1:0] Ri;
                     reg [2:0] y, Y;
                     parameter S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;
                     always @(s or y or z or zz)
                     begin: State_table
                        case (y)
                           S1: if (s == 0) Y = S1;
                                 else Y = S2;
                           S2: if (z == 0) Y = S2;
                                 else Y = S3;
                           S3: Y = S4;
                           S4: if (zz == 0) Y = S4;
                                 else Y = S5;
                           S5: if (s == 1) Y = S5;
                                 else Y = S1;
                           default: Y = 3'bxxx;
                        endcase
                     end
```

```
always @(posedge Clock or negedge Resetn)
   begin: State_flipflops
     if (Resetn == 0)
        y \le S1;
     else
        y \le Y;
   end
   always @(y or s or z or zz)
   begin: FSM_outputs
     LC = 0; EC = 0; ES = 0; LA = 0; EB = 0; // defaults
     Div = 0; Done = 0; Ssel = 0; // defaults
     case (y)
        S1: begin
                LC = 1; ES = 1;
             end
        S2: begin
                Ssel = 1; ES = 1;
                if (z == 0) EC = 1;
                else EC = 0;
             end
        S3: begin
                LA = 1; EB = 1;
        S4: Div = 1; // not really used in this circuit
        S5: begin
                Div = 1; Done = 1;
             end
     endcase
   end
// Datapath
   always @(RAdd)
   begin
     case (RAdd)
        0: Dec_RAdd = 4'b1000;
        1: Dec_RAdd = 4'b0100;
        2: Dec_RAdd = 4'b0010;
        3: Dec_RAdd = 4'b0001;
     endcase
   end
   assign Rin = (ER == 1) ? Dec_RAdd : 4'b0000;
   regne Reg0 (Data, Clock, Resetn, Rin[0], R0);
     defparam Reg0.n = n;
   regne Reg1 (Data, Clock, Resetn, Rin[1], R1);
     defparam Reg1.n = n;
```

```
regne Reg2 (Data, Clock, Resetn, Rin[2], R2);
   defparam Reg2.n = n;
regne Reg3 (Data, Clock, Resetn, Rin[3], R3);
   defparam Reg3.n = n;
downcount Counter (Clock, EC, LC, C);
   defparam Counter.n = 2;
assign z = (C == 0) ? 1 : 0;
assign Sin = (Ssel == 1)? Sum : 0;
regne RegS (Sin, Clock, Resetn, ES, SR);
   defparam RegS.n = n;
always @(C)
begin
   case (C)
     0: Ri = R0;
     1: Ri = R1;
     2: Ri = R2;
     3: Ri = R3;
   endcase
end
assign Sum = SR + Ri;
//divide by 4
assign M = 2'b00, SR[n-1:2];
assign zz = 1;
```

10.14. From Figures 10.26 and 10.27, we can see that the divider subcircuit does not use its adder while in state S1. Since the control circuit for the divider stays in S1 while s=0, it is possible to lend the adder to another circuit while we are in S1 and s=0. The Figure below shows the changes needed in the divider circuit: a multiplexer is added to each data input on the adder. The multiplexer select line is driven by the divider's s input — this signal is called Div in the figure, because Div is the signal in the Mean circuit that drives the s input on the divider subcircuit. When Div=1 the adder is provided with the normal data used in the division operation. But when Div=0 the adder is provided with the external data inputs named Op1 and Op2, which come from the Mean circuit. Note that the C_{in} input on the adder is controlled by Div. This feature is needed because the divider uses its adder to perform subtraction.

endmodule



10.15. Verilog code for the modified divider circuit is shown below.

```
module divider (Clock, Resetn, s, LA, EB, DataA, DataB, R, Q, Done, Op1, Op2, Result);
   parameter n = 8, log n = 3;
   input Clock, Resetn, s, LA, EB;
   input [n-1:0] DataA, DataB;
   output [n-1:0] R, Q;
   output Done;
   input [n-1:0] Op1, Op2; // new ports
   output [n-1:0] Result; // new port
   wire Cout, z;
   wire [n-1:0] DataR, AddIn1, AddIn2;
   wire [n-1:0] Sum;
   reg [1:0] y, Y;
   reg[n-1:0] A, B;
   reg [logn-1:0] Count;
   reg Done, EA, Rsel, LR, ER, ER0, LC, EC, R0;
   integer k;
// control circuit
   parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
   always @(s or y or z)
   begin: State_table
      ... code not shown: see Figure 10.28
   end
```

```
always @(posedge Clock or negedge Resetn)
  begin: State_flipflops
     if (Resetn == 0)
        y \le S1;
     else
        y \le Y;
   end
  always @(y or s or Cout or z)
  begin: FSM_outputs
     ... code not shown: see Figure 10.28
  end
//datapath circuit
  regne RegB (DataB, Clock, Resetn, EB, B);
     defparam RegB.n = n;
   shiftlne ShiftR (DataR, LR, ER, R0, Clock, R);
     defparam ShiftR.n = n;
   muxdff FF_R0 (0, A[n-1], ER0, Clock, R0);
   shiftlne ShiftA (DataA, LA, EA, Cout, Clock, A);
     defparam ShiftA.n = n;
     assign Q = A;
   downcount Counter (Clock, EC, LC, Count);
     defparam Counter.n = logn;
  assign z = (Count == 0);
  // new code for the divider
  assign AddIn1 = (s == 1) ? \{R, R0\} : Op1;
  assign AddIn2 = (s == 1)? \simB : Op2;
  assign \{Cout, Sum\} = AddIn1 + AddIn2 + s;
  // define the n 2-to-1 multiplexers
  assign DataR = Rsel ? Sum : 0;
  assign Result = Sum;
```

Code for the modified Mean circuit is shown below.

```
module mean (Clock, Resetn, Data, RAdd, s, ER, M, Done);
  parameter n = 8;
  input Clock, Resetn;
  input [n-1:0] Data;
  input [1:0] RAdd;
  input s, ER;
  output [n-1:0] M;
  output Done;
  reg LC, EC, Ssel, ES, LA, EB, LB, zz, Div, Done;
  wire z;
  reg [0:3] Dec_RAdd;
  wire [0:3] Rin;
  wire [1:0] C;
  wire [n-1:0] R0, R1, R2, R3, SR, Sin, Sum, Remainder, K;
  reg [n-1:0] Ri;
  reg [2:0] y, Y;
  parameter S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;
  always @(s or y or z or zz)
  begin: State_table
     case (y)
        S1: if (s == 0) Y = S1;
              else Y = S2;
        S2: if (z == 0) Y = S2;
              else Y = S3;
        S3: Y = S4;
        S4: if (zz == 0) Y = S4;
              else Y = S5;
        S5: if (s == 1) Y = S5;
              else Y = S1:
        default: Y = 3'bxxx;
     endcase
  end
  always @(posedge Clock or negedge Resetn)
  begin: State_flipflops
     if (Resetn == 0)
        y \le S1;
     else
        y \le Y;
  end
  always @(y or s or z or zz)
  begin: FSM_outputs
     LC = 0; EC = 0; ES = 0; LA = 0; EB = 0; // defaults
     Div = 0; Done = 0; Ssel = 0; // defaults
     case (y)
        S1: begin
                 LC = 1; EC = 1; ES = 1;
              end
```


```
S2: begin
               Ssel = 1; ES = 1;
               if (z == 0) EC = 1;
               else EC = 0;
            end
        S3: begin
               LA = 1; EB = 1;
            end
        S4: Div = 1;
        S5: begin
               Div = 1; Done = 1;
            end
     endcase
  end
// Datapath
  always @(RAdd)
  begin
     case (RAdd)
        0: Dec_RAdd = 4'b1000;
        1: Dec_RAdd = 4'b0100;
        2: Dec_RAdd = 4'b0010;
        3: Dec_RAdd = 4'b0001;
     endcase
  end
  assign Rin = (ER == 1) ? Dec_RAdd : 4'b0000;
  regne Reg0 (Data, Clock, Resetn, Rin[0], R0);
     defparam Reg0.n = n;
  regne Reg1 (Data, Clock, Resetn, Rin[1], R1);
     defparam Reg1.n = n;
  regne Reg2 (Data, Clock, Resetn, Rin[2], R2);
     defparam Reg2.n = n;
  regne Reg3 (Data, Clock, Resetn, Rin[3], R3);
     defparam Reg3.n = n;
  downcount Counter (Clock, EC, LC, C);
     defparam Counter.n = 2;
  assign z = (C == 0) ? 1 : 0;
  assign Sin = (Ssel == 1)? Sum : 0;
  regne RegS (Sin, Clock, Resetn, ES, SR);
     defparam RegS.n = n;
```

```
\label{eq:always} \begin \\ \begin{subarray}{l} case (C) \\ \begin{subarray}{l} 0: Ri = R0; \\ \begin{subarray}{l} 1: Ri = R1; \\ \begin{subarray}{l} 2: Ri = R2; \\ \begin{subarray}{l} 3: Ri = R3; \\ \begin{subarray}{l} endcase \\ \end \\ \end{subarray} \\ \begin{subarray}{l} divider DivideBy4 (.Clock(Clock), .Resetn(Resetn), .s(Div), .LA(LA), .EB(EB), \\ \begin{subarray}{l} .DataA(SR), .DataB(4), .R(Remainder), .Q(M), .Done(zz), .Op1(SR), \\ \begin{subarray}{l} .Op2(Ri), .Result(Sum)); \\ \end{subarray}
```


10.16. The modified pseudo-code is

```
\begin{split} \text{for } i &= 0 \text{ to } k - 2 \text{ do} \\ A &= R_i \text{ ;} \\ \text{for } j &= i + 1 \text{ to } k - 1 \text{ do} \\ \text{ if } R_j &< A \text{ then} \\ R_i &= R_j \text{ ;} \\ R_j &= A \text{ ;} \\ \text{ end if ;} \\ A &= R_i \text{ ;} \\ \text{ end for ;} \end{split}
```


An ASM chart that corresponds to the pseudo-code is



From the ASM chart, we can see that the datapath circuit needs a multiplexer to allow the operation $R_i \leftarrow R_j$. An appropriate datapath is shown below.




An ASM chart for the control circuit is




```
10.17.
                      module sort (Clock, Resetn, s, WrInit, Rd, DataIn, RAdd, DataOut, Done);
                         parameter n = 4;
                         input Clock, Resetn, s, WrInit, Rd;
                         input [n-1:0] DataIn;
                         input [1:0] RAdd;
                         output [n-1:0] DataOut;
                         output Done;
                         wire [1:0] Ci, Cj, CMux, IMux;
                         wire [n-1:0] R0, R1, R2, R3, A;
                         wire [n-1:0] RData, ARjMux;
                         wire RjltA;
                         wire zi, zj;
                         reg Int, Csel, Wr, Ain;
                         reg LI, LJ, EI, EJ, Done, RjOut;
                         reg [n-1:0] Rj;
                         reg [2:0] y, Y;
                         reg Rin0, Rin1, Rin2, Rin3;
                         reg [n-1:0] AData;
                      // control circuit
                         parameter S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011;
                         parameter S5 = 3'b100, S6 = 3'b101, S7 = 3'b110, S8 = 3'b111;
                         always @(s or RjltA or zj or zi)
                         begin: State_table
                            case (y)
                               S1: if (s == 0) Y = S1;
                                    else Y = S2;
                               S2: Y = S3;
                               S3: Y = S4;
                               S4: if (RjltA == 1) Y = S5;
                                    else Y = S7;
                               S5: Y = S6;
                               S6: Y = S7;
                               S7: if (!zj) Y = S4;
                                    else if (!zi) Y = S2;
                                    else Y = S8;
                               S8: if (s) Y = S8;
                                    else Y = S1;
                               default: Y = 4'bx;
                            endcase
                         end
```

```
always @(posedge Clock or negedge Resetn)
  begin: State_flipflops
     if (Resetn == 0)
         y \le S1;
     else
        y \le Y;
   end
   assign Int = (y != S1);
   assign Done = (y == S8);
   always @(y or zj or zi)
  begin: FSM_outputs
     LI = 0; LJ = 0; EI = 0; EJ = 0; Csel = 0; // defaults
     Wr = 0; Ain = 0; RjOut = 0; // defaults
     case (y)
        S1: begin
                LI = 1;
             end
        S2: begin
                Ain = 1; LJ = 1;
             end
        S3: EJ = 1;
        S4: ;
        S5: begin
                RjOut = 1; Wr = 1;
             end
        S6: begin
                Wr = 1; Csel = 1;
             end
        S7: begin
                Ain = 1;
                if (!zj) EJ = 1;
                else
                begin
                   EJ = 0;
                   if (!zi) EI = 1;
                   else EI = 0;
                end
             end
        S8: ;
     endcase
  end
//datapath circuit
  regne Reg0 (RData, Clock, Resetn, Rin0, R0);
     defparam Reg0.n = n;
  regne Reg1 (RData, Clock, Resetn, Rin1, R1);
     defparam Reg1.n = n;
```


```
regne Reg2 (RData, Clock, Resetn, Rin2, R2);
  defparam Reg2.n = n;
regne Reg3 (RData, Clock, Resetn, Rin3, R3);
  defparam Reg3.n = n;
regne RegA (AData, Clock, Resetn, Ain, A);
  defparam RegA.n = n;
assign RjltA = (Rj < A) ? 1 : 0;
assign ARjMux = (RjOut == 0) ? A : Rj;
assign RData = (WrInit == 0) ? ARjMux : DataIn;
upcount OuterLoop (0, Resetn, Clock, EI, LI, Ci);
upcount InnerLoop (Ci, Resetn, Clock, EJ, LJ, Cj);
assign CMux = (Csel == 0)? Ci : Cj;
assign IMux = (Int == 1)? CMux : RAdd;
always @(WrInit or Wr or IMux or Cj)
begin
  case (IMux)
     0: AData = R0;
     1: AData = R1;
     2: AData = R2;
     3: AData = R3;
  endcase
  case (Cj)
     0: Rj = R0;
     1: R_i = R_1;
     2: Rj = R2;
     3: R_i = R_3;
  endcase
  if (WrInit | Wr)
     case (IMux)
         0: \{Rin3, Rin2, Rin1, Rin0\} = 4'b0001;
          1: \{Rin3, Rin2, Rin1, Rin0\} = 4'b0010;
          2: \{Rin3, Rin2, Rin1, Rin0\} = 4'b0100;
          3: \{Rin3, Rin2, Rin1, Rin0\} = 4'b1000;
  else \{Rin3, Rin2, Rin1, Rin0\} = 4'b0000;
end
assign zi = (Ci == 2);
assign zj = (Cj == 3);
assign DataOut = (Rd == 0)? 'bz : AData;
```






```
(b)
                   module swapmux (Data, Resetn, w, Clock, RinExt, BusWires);
                      input [7:0] Data;
                      input Resetn, w, Clock;
                      input [1:3] RinExt;
                      output [7:0] BusWires;
                      reg [7:0] BusWires;
                      wire [1:3] Rin;
                      reg [1:3] RinCntl, Rout;
                      wire [7:0] R1, R2, R3;
                      reg [1:0] y, Y;
                   // control circuit
                      parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10, S4 = 2'b11;
                      always @(y or w)
                      begin: State_table
                         case (y)
                            S1: if (w == 0) Y = S1;
                                  else Y = S2;
                            S2: Y = S3;
```

```
S3: Y = S4;
        S4: Y = S1;
        default: Y = 3'bxxx;
     endcase
  end
   always @(posedge Clock or negedge Resetn)
   begin: State_flipflops
     if (Resetn == 0)
        y \le S1;
     else
        y \le Y;
   end
   always @(y)
   begin: FSM_outputs
     RinCntl = 3'b000; Rout = 3'b000; // defaults
     case (y)
        S1: ;
        S2: begin
                Rout[1] = 1; RinCntl[3] = 1;
             end
        S3: begin
                Rout[2] = 1; RinCntl[1] = 1;
             end
        S4: begin
                Rout[3] = 1; RinCntl[2] = 1;
             end
     endcase
   end
// datapath circuit
   assign Rin = RinExt | RinExt;
   regn reg_1 (BusWires, Rin[1], Clock, R1);
   regn reg_2 (BusWires, Rin[2], Clock, R2);
   regn reg_3 (BusWires, Rin[3], Clock, R3);
   always @(Rout or Data or R1 or R2 or R3)
   begin
     if (Rout == 3'b100)
        BusWires = R1;
     else if (Rout == 3'b010)
        BusWires = R2;
     else if (Rout == 3'b001)
        BusWires = R3;
     else
        BusWires = Data;
   end
endmodule
```






```
(b)
                   module proc (Data, Reset, w, Clock, F, Rx, Ry, Done, BusWires);
                      input [7:0] Data;
                      input Reset, w, Clock;
                      input [1:0] F, Rx, Ry;
                      output [7:0] BusWires;
                      output Done;
                      reg [7:0] BusWires;
                      reg [0:3] Rin, Rout;
                      reg [7:0] Sum;
                      reg Extern, Done, Ain, FRin, Gin, Gout, AddSub;
                      wire [1:0] Count, I;
                      wire [0:3] Xreg, Y;
                      wire [7:0] R0, R1, R2, R3, A, G;
                      wire [1:6] Func, FuncReg, Sel;
                      reg [1:0] t, T;
                   // control circuit
                      parameter T0 = 2'b00, T1 = 2'b01, T2 = 2'b10, T3 = 2'b11;
                      always @(t or w or I)
                      begin: State_table
                         case (t)
                            T0: if (w == 0) T = T0;
                                  else T = T1;
                            T1: if (I == 2'b00 || I == 2'b01) T = T0;
                                  else T = T2;
                            T2: T = T3;
                            T3: T = T0;
                            default: T = 2'bxx;
                         endcase
                      end
                      always @(posedge Clock or posedge Reset)
                      begin: State_flipflops
                         if (Reset == 1)
                            t <= T0;
                         else
                            t \ll T;
                      end
```


```
always @(t or w or I)
  begin: FSM_outputs
     FRin = 0; Rin = 4'b0000; Rout = 4'b0000; Done = 0; // defaults
     Gin = 0; Gout = 0; Extern = 0; Ain = 0; AddSub = 0; // defaults
        T0: if (w == 1) FRin = 1;
             else FRin = 0;
        T1: begin
                Ain = 1; // doesn't matter if we load A when not needed
                if (I == 2'b00)
                begin
                   Done = 1; Rin = Xreg; Rout = 4'b0000; Extern = 1;
                else if (I == 2'b01)
                begin
                   Done = 1; Rin = Xreg; Rout = Y; Extern = 0;
                end
                else
                begin
                   Done = 0; Rin = 4'b0000; Rout = Xreg; Extern = 0;
                end
             end
        T2: begin
                Gin = 1; Rout = Y;
                if (I == 2'b10) AddSub = 0;
                else AddSub = 1;
             end
        T3: begin
                Gout = 1; Rin = Xreg; Done = 1;
             end
     endcase
  end
//datapath circuit
  assign Func = \{F, Rx, Ry\};
  regn functionreg (Func, FRin, Clock, FuncReg);
     defparam functionreg.n = 6;
  assign I = FuncReg[1:2];
  dec2to4 decX (FuncReg[3:4], 1, Xreg);
  dec2to4 decY (FuncReg[5:6], 1, Y);
  regn reg_0 (BusWires, Rin[0], Clock, R0);
  regn reg_1 (BusWires, Rin[1], Clock, R1);
  regn reg_2 (BusWires, Rin[2], Clock, R2);
  regn reg_3 (BusWires, Rin[3], Clock, R3);
  regn reg_A (BusWires, Ain, Clock, A);
```

```
// alu
always @(AddSub or A or BusWires)
begin
  if (!AddSub)
     Sum = A + BusWires;
  else
     Sum = A - BusWires;
end
regn reg_G (Sum, Gin, Clock, G);
assign Sel = {Rout, Gout, Extern};
always @(Sel or R0 or R1 or R2 or R3 or G or Data)
begin
  if (Sel == 6'b100000)
      BusWires = R0;
  else if (Sel == 6'b010000)
     BusWires = R1;
  else if (Sel == 6'b001000)
     BusWires = R2;
  else if (Sel == 6'b000100)
     BusWires = R3;
  else if (Sel == 6'b000010)
     BusWires = G;
  else BusWires = Data;
end
```

endmodule



(b). The two counters, C_1 and C_2 , each require clock enable and parallel-load inputs. Assuming that the clock enables signals are called EC1 and EC2 and the parallel-load inputs are called LC1 and LC2, an ASM chart for the control circuit is




```
(c) module traffic (Clock, Resetn, G1, Y1, R1, G2, Y2, R2); input Clock, Resetn; output G1, Y1, R1, G2, Y2, R2; reg G1, Y1, R1, G2, Y2, R2;
reg [2:0] y, Y;
reg EC1, EC2, LC1, LC2;
reg [3:0] C1, C2;
wire zC1, zC2;
parameter Ticks1 = 4'b0011; // 4 ticks for C1
parameter Ticks2 = 4'b0001; // 2 ticks for C2
```

```
parameter S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;
always @(y or zC1 or zC2)
begin: State_table
  case (y)
     S1: Y = S2;
     S2: if (zC1 == 0) Y = S2;
          else Y = S3;
     S3: if (zC2 == 0) Y = S3;
          else Y = S4;
     S4: if (zC1 == 0) Y = S4;
          else Y = S5;
     S5: if (zC2 == 0) Y = S5;
          else Y = S2;
     default: Y = 3'bxxx;
   endcase
end
always @(posedge Clock or negedge Resetn)
begin: State_flipflops
  if (Resetn == 0)
     y \le S1;
  else
     y \le Y;
end
always @(y or zC1 or zC2)
begin: FSM_outputs
   G1 = 0; Y1 = 0; R1 = 0; G2 = 0; Y2 = 0; R2 = 0; // defaults
  LC1 = 0; EC1 = 0; LC2 = 0; EC2 = 0; // defaults
   case (y)
     S1: LC1 = 1;
     S2: begin
             EC1 = 1; G1 = 1; R2 = 1;
             if (zC1) LC2 = 1;
             else LC2 = 0;
          end
     S3: begin
             EC2 = 1; Y1 = 1; R2 = 1;
             if (zC2) LC1 = 1;
             else LC2 = 0;
          end
     S4: begin
             EC1 = 1; R1 = 1; G2 = 1;
             if (zC1) LC2 = 1;
             else LC2 = 0;
          end
```


```
S5: begin
               EC2 = 1; R1 = 1; Y2 = 1;
               if (zC2) LC1 = 1;
               else LC2 = 0;
            end
     endcase
  end
//datapath circuit
  assign zC1 = (C1 == 0);
  assign zC2 = (C2 == 0);
  always @(posedge Clock)
     if (LC1)
        C1 \le Ticks1;
     else if (EC1)
        C1 \le C1 - 1;
  always @(posedge Clock)
     if (LC2)
        C2 \le Ticks2;
     else if (EC2)
        C2 \le C2 - 1;
```

endmodule

10.23. The debounce circuit has three parts, as shown below. The *Data* signal from the switch has to be synchronized to the 102.4 KHz signal using two flip-flops. The synchronized signal called *Sync* is fed to an FSM. The FSM also uses the counter shown, which counts for 1024 cycles of the 102.4 KHz signal, providing a 10 msec delay.




An ASM chart for the FSM is given below. The FSM provides the *z* output, which is the debounced version of the *Data* signal.



10.24. (a) If we set
$$C_1=1$$
 pF, then $R_a=0$ and $R_b=1.43$ k Ω (b) If we set $C_1=1$ pF, then $R_a=1.42$ k Ω and $R_b=0.71$ k Ω

Chapter 11

11.1. Label the wires in the circuit of Figure P11.1 as follows:




A complete fault table is

Test	Fault detected											
$w_1 w_2 w_3$	a/0	a/1	b/0	b/1	c/0	c/1	d/0	d/1	f/0	f/1		
000								$\sqrt{}$	$\sqrt{}$			
001					\checkmark		$\sqrt{}$			$\sqrt{}$		
010								$\sqrt{}$	$\sqrt{}$			
011		$\sqrt{}$			$\sqrt{}$		$\sqrt{}$			$\sqrt{}$		
100								$\sqrt{}$	$\sqrt{}$			
101				$\sqrt{}$	\checkmark		$\sqrt{}$			\checkmark		
110									$\sqrt{}$			
111	$\sqrt{}$		$\sqrt{}$			$\sqrt{}$			$\sqrt{}$			

A minimal test set must include the tests $w_1w_2w_3 = 011, 101$, and 111, which cover all faults except d/1. The latter fault can be detected by choosing one of 000, 010, or 100.

11.2. Label the wires in the circuit of Figure P11.2 as follows:




A complete fault table is

Test	Fault detected													
$w_1w_2w_3w_4$	a/0	a/1	b/0	b/1	c/0	c/1	d/0	d/1	e/0	e/1	g/0	g/1	f/0	f/1
0000														$\sqrt{}$
0001		$\sqrt{}$		$\sqrt{}$					$\sqrt{}$					$\sqrt{}$
0010		$\sqrt{}$		$\sqrt{}$					$\sqrt{}$					$\sqrt{}$
0011		$\sqrt{}$		$\sqrt{}$					$\sqrt{}$					$\sqrt{}$
0100						$\sqrt{}$		$\sqrt{}$			$\sqrt{}$			$\sqrt{}$
0101			$\sqrt{}$				$\sqrt{}$			$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
0110			$\sqrt{}$		$\sqrt{}$					$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
0111			$\sqrt{}$							$\sqrt{}$			$\sqrt{}$	
1000						$\sqrt{}$		$\sqrt{}$			$\sqrt{}$			$\sqrt{}$
1001	\checkmark						$\sqrt{}$			$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
1010	\checkmark				$\sqrt{}$					$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
1011	$\sqrt{}$									\checkmark			$\sqrt{}$	
1100						$\sqrt{}$		$\sqrt{}$			$\sqrt{}$			$\sqrt{}$
1101							$\sqrt{}$					$\sqrt{}$	$\sqrt{}$	
1110					$\sqrt{}$							$\sqrt{}$	$\sqrt{}$	
1111										$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	

A possible minimal test set consists of $w_1w_2w_3w_4 = 0001, 0110, 1000,$ and 1001.

- 11.3. The two functions differ only in the vertex $x_1x_2x_3x_4=0111$. Therefore, the circuits can be distinguished by applying this input valuation.
- 11.4. Label the wires in the circuit of Figure P11.3 as follows:



```
\begin{array}{lll} \text{Path } w_1-a-d-f & \text{is sensitized with } w_2w_3w_4w_5=111x\\ \text{Path } w_2-a-d-f & \text{is sensitized with } w_1w_3w_4w_5=111x\\ \text{Path } w_3-b-c-d-f & \text{is sensitized with } w_1w_2w_4w_5=0x11\\ \text{Path } w_3-b-e-f & \text{is sensitized with } w_1w_2w_4w_5=1110\\ \text{Path } w_4-b-c-d-f & \text{is sensitized with } w_1w_2w_3w_5=0x11\\ \text{Path } w_4-b-e-f & \text{is sensitized with } w_1w_2w_3w_5=1110\\ \text{Path } w_5-e-f & \text{is sensitized with } w_1w_2w_3w_4=xx0x\\ \end{array}
```

As an input signal to each path it is necessary to apply both 0 and 1 to give two tests. A possible test set is $w_1w_2w_3w_4w_5 = 01111, 11110, 1011x, 0x011, 11010, 0x101, and 11100$

- 11.5. The tests are $w_1w_2w_3w_4 = 1111, 1110, 0111, \text{ and } 1111.$
- 11.6. Test 0100 detects $w_1/1$, c/1, d/1, $w_4/1$, and f/1.

Test 1010 detects b/0, d/0, $w_3/0$, and f/0.

Test 0011 detects f/0.

Test 1111 detects f/0.

Test 0110 detects $w_1/1$, $w_2/0$, b/1, c/1, d/1, $w_4/1$, and f/1.

Thus 11 different single faults can be detected using these four tests. Since the circuit has 8 wires, there can be 16 single s/0 or s/1 faults. Therefore, the tests cover 69% of single faults.

11.7. Test 0100 detects $w_1/1$, b/0, c/0, g/1, h/0, k/0, and f/1.


est 1010 detects $w_2/1$, $w_4/1$, b/0, c/0, g/1, h/0, k/0, and f/1.

Test 0011 detects $w_3/0$, $w_4/0$, b/0, c/1, g/0, h/1, and f/0.

Test 0110 detects $w_1/1$, $w_4/1$, b/0, c/0, g/1, h/0, k/0, and f/1.

Thus 15 different single faults can be detected using these four tests. Since the circuit has 10 wires, there can be 20 single s/0 or s/1 faults. Therefore, the tests cover 75% of single faults.

11.8. Label the wires in the circuit of Figure 11.5 as follows:



```
Test 0100 detects a/1, g/1, j/1, k/1, m/1, n/1, and f/1. Test 1010 detects b/1, k/1, m/1, n/1, and f/1. Test 0011 detects i/1, k/1, m/1, n/1, and f/1. Test 0110 detects h/0, i/0, j/0, n/0, and f/0.
```


Thus 14 different single faults can be detected using these four tests. Since the circuit has 13 wires, there can be 26 single s/0 or s/1 faults. Therefore, the tests cover 54% of single faults.

- 11.9. Cannot detect if the input wire w_1 is stuck-at-1. The reason is that this circuit is highly redundant. It realizes the function $f = w_3(\overline{w}_1 + \overline{w}_2)$, which can be implemented with a simpler circuit.
- 11.10. In a circuit in which all gates have a fan-out of 1 there exists a single path from any primary input to the output of the circuit. A test for a fault on a primary input sensitizes the path that leads from this input to the output of the circuit, thus testing for faults along this path. Therefore, a test set that tests all faults on the primary inputs, will also test all faults on the sensitized paths.
- 11.11. Test set = $\{0000, 0111, 1111, 1000\}$. It would work with XORs implemented as shown in Figure 4.28c. For n bits, the same patterns can be used; thus Test set = $\{00\cdots00, 011\cdots1, 11\cdots1, 100\cdots0\}$.
- 11.12. In the decoder circuit in Figure 6.16c the four AND gates are enabled only if the En signal is active. The required test set has to include all four valuations of w_1 and w_2 when En=1. It is also necessary to test if the En wire is stuck at 1, which can be accomplished with the test $w_1w_2En=000$. Therefore, a complete test set comprises $w_1w_2En=000,001,011,101,$ and 111.
- 11.13. Test 1100 detects $w_1/0$, $w_2/0$, b/1, c/0, g/0, k/1, and f/0. Test 0010 detects $w_4/1$, b/0, c/0, g/1, h/0, k/0, and f/1. Test 0110 detects $w_1/1$, $w_4/1$, b/0, c/0, g/1, h/0, k/0, and f/1.
- 11.14. Label the output wires of the top three AND gates in Figure 11.12 as *a*, *b*, and *c*, respectively. Then the paths in the combinational part of the circuit are sensitized as follows.

```
\begin{array}{lll} \operatorname{Path}\,\overline{y}_1-a-Y_1 \text{ is sensitized with } w=1 \text{ and } y_2=0. \\ \operatorname{Path}\,w-a-Y_1 \text{ is sensitized with } y_1=0 \text{ and } y_2=0. \\ \operatorname{Path}\,w-b-Y_1 \text{ is sensitized with } y_1=1 \text{ and } y_2=1. \\ \operatorname{Path}\,w-b-Y_2 \text{ is sensitized with } y_1=0 \text{ and } y_2=1. \\ \operatorname{Path}\,y_2-b-Y_1 \text{ is sensitized with } w=1 \text{ and } y_1=1. \\ \operatorname{Path}\,y_2-b-Y_2 \text{ is sensitized with } w=1 \text{ and } y_1=0. \\ \operatorname{Path}\,w-c-Y_2 \text{ is sensitized with } y_1=1 \text{ and } y_2=0. \\ \operatorname{Path}\,y_1-c-Y_2 \text{ is sensitized with } w=1 \text{ and } y_2=0. \\ \operatorname{Path}\,y_1=z \text{ is sensitized with } y_2=1. \\ \operatorname{Path}\,y_2=z \text{ is sensitized with } y_1=1. \\ \end{array}
```

All 8 valuations of signals w, y_1 and y_2 have to be applied to sensitize these paths. It takes 26 clock cycles to perform the tests.

11.15. For simplicity, in the ASM chart it is assumed that testing begins one clock cycle after *Resetn* is de-asserted. States S2 to S6 depict the actions listed on page 666. We assume that external circuitry places the test data values on the *Scan-in* and *w* ports, and checks the generated results at *Scan-out* and *z*.



Notes

Note 1: Scan-in has test value for y_2

Note 2: Scan-in has test value for y_1

Note 3: w has test value

Note 4: Scan-out has test result for y_2

Note 5: Scan-out has test result for y_1

11.16. Assume that the circuit has been reset by applying Resetn = 0. Then, let Resetn = 1 and observe the behavior indicated in the following table.

Clock	Normal/ Scan	Scan-in Scan-out		w	z	Transition tested
1	1	0	0	х	X	Reset
2	1	0	0	x	X	
3	0	X	X	0	0	$\boldsymbol{A} \to \boldsymbol{A}$
4	1	0	0	x	X	
5	1	1	0	X	X	
6	0	X	X	0	0	$B \to A $
7	1	0	0	X	X	
8	1	0	0	X	X	
9	0	X	X	1	0	$\boldsymbol{A} \to \boldsymbol{B}$
10	1	0	0	X	X	
11	1	1	1	X	X	
12	0	X	X	1	0	$B \to C $
13	1	1	1	X	X	
14	1	0	0	X	X	
15	0	X	X	0	0	$C \to A$
16	1	1	0	X	X	
17	1	0	0	X	X	
18	0	X	X	1	0	$C \to D$
19	1	1	1	X	X	
20	1	1	1	X	X	
21	0	X	X	0	1	$D \to A $
22	1	1	0	X	X	
23	1	1	0	x	X	
24	0	Х	X	1	1	$\mathbf{D} \to \mathbf{D}$
25	1	X	1	x	X	
26	1	X	1	X	X	

endmodule

```
module prob11_17 (w, scanin, norm_scan, z, scanout, Resetn, Clock);
  input w, scanin, norm_scan, Resetn, Clock;
   output z, scanout;
  reg z, scanout;
   reg [2:1] y, Y, D;
  // Define the combinational circuitry
   always @(w or y or scanin or norm_scan)
      Y[1] = (w \& \sim y[1]) | (w \& y[2]);
      Y[2] = (w \& y[2]) | (w \& y[1]);
     z = y[1] & y[2];
     if (norm\_scan == 0)
     begin
         D[1] = Y[1];
         D[2] = Y[2];
     end
      else
     begin
         D[1] = scanin;
         D[2] = y[1];
      scanout = y[2];
   end
  // Define the flip-flops
   always @(negedge Resetn or posedge Clock)
     if (Resetn == 0) y \le 0;
     else y \le D;
```

11.18. For simplicity, it is assumed in the ASM chart that testing begins when the reset signal is de-asserted. The ASM chart corresponds to the first three steps listed on page 675; the other steps are similar and are not shown. In the ASM chart, B1M represents the two-bit signal M_1M_2 for BILBO1 and B2M represents M_1M_2 for BILBO2. Similarly, $\overline{G}/S1$ and $\overline{G}/S2$ represent the \overline{G}/S signals for BILBO1 and BILBO2. Assume that there are n flip-flops in each BILBO register and that k clock cycles are used when running each BILBO circuit as a PRBS generator.

