
Lecture X Final Review

吳文中




"States" in a Circuit




Control of an alarm system.


A Basic Latch Built with NOR Gates



Gated SR Latch




Gated SR Latch with NAND Gates




Clk	S	R	Q(t+1)
0	X	x	Q(t) (no change)
1	0	0	Q(t) (no change)
1	0	1	0
1	1	0	1
1	1	1	x


Gated D Latch




Clk	D	Q(t+1)		
0	Х	Q(t)		
1	0	0		
1	1	1		




Master-Slave D Flip-Flop







A Positive-edge-triggered D Flip-Flop




Level-Sensitive versus Edge-Triggered




Master-Slave D Flip-flop with Clear and Preset




Positive-edge-trigger D Flip-flop with Clear and Preset




Flip-Flop Timing Parameter




T Flip-Flop



Т	Q(t+1)		
0	Q(t)		
1	$\bar{Q}(t)$		







Configurable Flip-Flops

- In general purpose chips like PLDs, the flip-flops that are provided are sometimes *configurable*, which means that a flip-flop circuit can be configured to be either D, T, or some type.
- HOW?

JK Flip-Flop



J	K	Q (t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q}\left(t\right)$



Summary of Terminology


- Basic latch is a feedback connection of two NOR gates or two NAND gates, which can store one bit of information. It can be set to 1 using S or 0 using R.
- Gated latch is a basic latch that includes input gating and a control input signal.
 - Gated SR latch uses the S and R inputs to set the latch to 1 or reset to 0 (do have R=S=0 exception).
 - Gated D latch uses the D input to force the latch into a state that has the same lotic value as the D input

- A **flip-flop** is a storage element based on the bated latch principle, which can have its output sate changed only on the edge of the controlling clock signals.
 - Edge-triggerd flip-flop is affected only by the input values present when the active edge of the clock occurs.
 - Master-slave flip-flop is built with two gated latches. The master stage is active during half of the clock cycle, and the slave stage is active during the other half. The output value of the flip-flop changes on the edge of the clock that activates the transfer into the slave stage. It can be edge-triggered or level sensitive. (Gated D latch=>edge-triggered; Gates SR latch=> level-sensitive)

Registers

- A flip-flop stores one bit of information.
- When a **set** of *n* flip-flops is used to store *n* bits of information, such as an *n*-bit number, we refer to these flip-flops as a *register*.
- A common clock is used for each flip-flop in a register.


Shift Register




Parallel versus Serial

- Transmitting n bits at once using n separate wires. We say this scheme is **parallel transfer**.
- Transmitting n bits at once using a single wire, by performing the transfer one bit at a time, in n consecutive clock cycles. We say this scheme is serial transfer.


Parallel-Access Shift Register Parallel output



Asynchronous Up-Counter with T Flip-flops



Asynchronous Down-Counter with T Flip-flops



Synchronous Counter with T Flip-flops

•
$$T_0 = 1$$

$$\bullet T_1 = Q_0$$


$$\bullet T_2 = Q_0 Q_1$$

$$\bullet T_3 = Q_0 Q_1 Q_2$$


•
$$T_n = Q_0 Q_1 Q_{n-1}$$

Clock cycle	Q_2	$Q_2 Q_1 Q_0$			
0 1	0	0	0		Q ₁ changes Q ₂ changes
2	0	1	0 🕶	†	
3	0	1	1		
4	1	0	0	†	
5	1	0	1		
6	1	1	0	 	
7	1	1	1		
8	0	0	0 🕶		

Synchronous Counter with T Flip-flops




Enable and Clear



Synchronous Counter with D Flip-flops

$$\bullet D_0 = \overline{Q_0} = 1 \oplus Q_0 (= Q_0 \oplus Enable)$$

- $\bullet D_1 = Q_1 \oplus Q_0(\cdot Enable)$
- $\bullet D_2 = Q_2 \oplus Q_1 Q_0 (\cdot Enable)$
- $\bullet D_3 = Q_3 \oplus Q_2 Q_1 Q_0 (\cdot Enable)$
- $\bullet D_i = Q_i \oplus Q_{i-1} Q_{i-2} \dots Q_1 Q_0 (\cdot Enable)$




Enable Q Q_0 D_0 D Q Q_1 D_1 Q_2 Q D D_2 Q Q_3 D_3 Output carry Load. Clock-

Counter withParallel-load


A Modulo-6 Counter with Synchronous Reset

• Counting sequence: 0,1,2,3,4,5,0,1, and so on.




A Modulo-6 Counter with Asynchronous Reset


Modulo 5 or 6?




BCD Counter




Ring Counter




Johnson Counter



Design Example: Bus Structure




Simple Processor




Operation Performed in the Processor

Operation	Function performed
Load $Rx,Data$	$Rx \leftarrow Data$
Move Rx, Ry	$Rx \leftarrow [Ry]$
Add Rx, Ry	$Rx \leftarrow [Rx] + [Ry]$
Sub Rx, Ry	$Rx \leftarrow [Rx] - [Ry]$


Control Circuit



Control Circuit



Reaction Timer



Timing Analysis


$$\bullet T_{min} = t_{cQ} + t_{NOT} + t_{su}$$

$$\bullet F_{max} = \frac{1}{T_{min}}$$

A simple flip-flop circuit

$$-T_{min} = 1.0 + 1.1 + 0.6 = 2.7ns$$


$$-F_{max} = \frac{1}{2.7ns} = 370.37$$
MHz



Timing Analysis for a 4-bit Counter

$$\bullet T_{min} = t_{cQ} + 3(t_{AND})
+t_{XOR} + t_{su}
= 1.0 + 3(1.2) + 1.2 + 0.6
= 6.4ns$$

$$\bullet F_{max} = \frac{1}{6.4ns} = 156.25 \text{ MHz}$$




Clocked Synchronous State-Machine Analysis

- "Clocked" refers to the fact that their storage elements (flip-flops) employ a clock input.
- "Synchronous" means that all of the flip-flops use the same clock signal.
- "State-machine" or "finite state-machine" is a generic name given to sequential circuits with flip-flops.
- Such a state machine changes state only when a triggering edge or "tick" occurs on the clock signal.

Mealy State-Machine

- The output depends on both state and input.
 - Next state = F (current state, input)
 - Output = G (current state, input)




Moore State Machine

- Output only depends on the state alone.
 - Output = G (current state)

signal


 Output-coded state machine: use state variables as output, no output logic G => no change during each




Basic Design Steps


- 1. The circuit has one input, w, and one output Z
- 2. All changes in the circuit occur on the positive edge of a clock signal
- 3. The output z is equal to 1 if during two immediately preceding clock cycles the input w was equal to 1. Otherwise the value of z is equal to 0.

State Diagram and State Table







State Assignment




Choice of Flip-flips and Derivation of Nextstate and Output Expressions

- Simplest choice: D flip-flops
- Derive logic eq. from state table







Ignoring don't cares

$$Y_1 = w \bar{y}_1 \bar{y}_2$$

$$Y_2 = wy_1\bar{y}_2 + w\bar{y}_1y_2$$

$$z = \bar{y}_1 y_2$$

Using don't cares


$$Y_1 = w \bar{y}_1 \bar{y}_2$$

$$Y_2 = wy_1 + wy_2$$


= $w(y_1 + y_2)$

$$z = y_2$$

Final Implementation



Timing Diagram




Summary of Design Steps

- 1. Obtain the specification of the desired circuit
- 2. Derive the states for the machine by first selecting a starting state. Then, given the specification of the circuit, create news states as needed for the machine to respond to all inputs. Create a state diagram accordingly (optional).
- 3. Create a state table.
- 4. State minimization
- 5. Decide the state variables needed and do state assignment

- 6. Choose the type of flip-flops to be used in the circuit. Derive the next-state logic expressions to control the inputs to all flip-flops and then derive logic expressions for the output of the circuit.
- 7. Implement the circuit as indicated by the logic expressions.

Ex 8.1 Bus control

 Swap R1 and R2 using R3 as a temporary storage locations





Ex 8.1 State table and state assignments

Present	Next	state		Outputs					
state	w = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
Α	Α	В	0	0	0	0	0	0	0
В	С	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	Α	Α	0	1	0	0	1	0	1

Present	Nexts	state									
state	w = 0	w = 1		Outputs							
y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done		
00	00	0 1	0	0	0	0	0	0	0		
01	10	10	0	0	1	0	0	1	0		
10	11	1 1	1	0	0	1	0	0	0		
11	00	0 0	0	1	0	0	1	0	1		

Ex 8.1 Logic expression of Next-state and output Logic






 Output control signals are

•
$$R1_{out} = R2_{in} = \overline{y_1}y_2$$
• $R1_{out} = R2_{in} = \overline{y_1}y_2$
• $R1_{in} = R3_{out} = Done = y_1y_2$
• $R2_{out} = R3_{in} = \overline{y_1}y_2$
• $R2_{out} = R3_{in} = \overline{y_1}y_2$


Ex 8.1 Final Implementation



Improved State Assignment

Present	Next	Output	
state	w = 0	<i>w</i> = 1	Z
Α	Α	В	0
В	Α	C	0
С	Α	С	1

Present	Next		
state	w = 0	Output	
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	z.
00	00	01	0
01	00	11	0
11	00	11	1
10	dd	dd	d



$$\bullet Y_1 = D_1 = w$$


$$\bullet Y_2 = D_2 = wy_1$$

$$\bullet z = y_2$$

Improved State Assignment

Present	Next	state		Outputs						
state	<i>w</i> = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done	
Α	Α	В	0	0	0	0	0	0	0	
В	С	C	0	0	1	0	0	1	0	
C	D	D	1	0	0	1	0	0	0	
D	Α	Α	0	1	0	0	1	0	1	


	Present	Nexts	state							
	state	w = 0	w = 1	Outputs						
_	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
	00	0 0	01	0	0	0	0	0	0	0
	01	1 1	11	0	0	1	0	0	1	0
	11	1 0	10	1	0	0	1	0	0	0
	10	0 0	00	0	1	0	0	1	0	1



$$\bullet R1_{out} = R2_{in} = y_1y_2$$

$$R1_{in} = R3_{out} = Done = \overline{y_1}y_2$$

$$\bullet R2_{out} = R3_{in} = y_1\overline{y_2}$$



One-Hot Encoding

Present	Next	state		Outputs					
state	w = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
Α	Α	В	0	0	0	0	0	0	0
В	С	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	Α	Α	0	1	0	0	1	0	1

	Present	Nexts	state	Ortouto						
	state	w = 0	w = 1	Outputs						
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
	0 001	0001	0010	0	0	0	0	0	0	0
	0 010	0100	0100	0	0	1	0	0	1	0
	0 100	1000	1000	1	0	0	1	0	0	0
)	1 000	0001	0001	0	1	0	0	1	0	1


D

- $\bullet Y_1 = \overline{w}y_1 + y_4$
- $\bullet Y_2 = wy_1$
- $\bullet Y_3 = y_2$
- $\bullet Y_4 = y_3$
- $R1_{out} = R2_{in} = y_3$
- $\bullet R1_{in} = R3_{out} = Done = \overline{y_1}y_2$
- $\bullet R2_{out} = R3_{in} = y_1\overline{y_2}$

Mealy State Model

 Specification: z=1 for two '1's and switch in the same cycle.

Clock cycle:	t ₀	t_1	t_2	t ₃	t 4	t 5	t 6	t ₇	t ₈	t 9	t ₁₀
W:	0	1	0	1	1	0	1	1	1	0	1
z :	0	0	0	0	1	0	0	1	1	0	0




State Table and State Assignment

Present state	Next	state	Output <i>z</i>			
	w = 0	w = 1	w = 0	<i>w</i> = 1		
Α	Α	В	0	0		
В	Α	В	0	1		


Present	Next	state	Output			
state	w = 0	<i>w</i> = 1	w = 0	<i>w</i> = 1		
У	Υ	Υ	Z	Z		
0	0	1	0	0		
1	0	1	0	1		

Circuit and Timing Diagram




Ex. 8.4


Moore type



Mealy type



Mealy-Type FSM for Serial Adder




G:
$$carry-in = 0$$


Present state	Next state				Outputs			
	ab=00	01	10	11	00	01	10	11
G	G	G	G	Н	0	1	1	0
<u> </u> H	G	Н	Н	Н	1	0	0	1
Present	Next state				Output			
state	<i>ab</i> =00	01	10	11	00	01	10	11
У		s						
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1

$$\bullet Y = ab + ay + by$$
$$\bullet s = a \oplus b \oplus y$$

Mealy-type Serial Adder Circuit



Moore-type FSM for Serial Adder




Present	N	Output			
state	ab=00	01	10	11	S
G_0	G_0	G_1	G_1	H ₀	0
G ₁	G_0	G_1	G_1	H_0	1 1
H ₀	G ₁	H_0	H_0	H_1	0
H ₁	G ₁	H_0	H_0	H_1	1
Present	N				
state	ab=00	01	10	11	Output
<i>y</i> 2 <i>y</i> 1		S			
00	0 0	01	01	10	0
01	00	01	01	10	1 1
10	01	10	10	11	0
11	01	10	10	11	1

$$\bullet Y_1 = a \oplus b \oplus y_2$$

$$\bullet Y_2 = ab + ay_2 + bY_2$$

$$\bullet S = y_1$$

Moore-type Serial Adder Circuit



State Minimization

- Two state S_i and S_j are said to be equivalent if and only if for every possible input sequence, the same output sequence will be produced regardless of weather S_i and S_i is the initial state
- If a input combination k is applied in the state Si and it causes the machine to move to state S_v , S_v is defined as a k-successor of S_i .
- A partition consist of one or more blocks, where each block comprises a subset of states that maybe equivalent

Ex 8.6

- Initial partition $P_1 = (ABCDEFG)$
- Next partition with diff. outputs $P_2 = (ABD)(CEFG)$
- Check 0-sucessors and 1succesors

$$P_3 = (ABD)(CEG)(F)$$

• Again $P_4 = (AD)(B)(CEG)(F)$ $P_5 = (AD)(B)(CEG)(F)$

Present	Next	Output	
state	w = 0	<i>w</i> = 1	Z
Α	В	С	1
В	D	F	1
C	F	E	0
D	В	G	1
E	F	C	0
F	E	D	0
G	F	G	0


Present			Output
state	w = 0	w = 1	z
Α	В	С	1
В	Α	F	1
C	F	C	0
F	С	Α	0

Ex8.7 Vending Machine


- The machine accepts nickels (5cent) and dimes (10cents)
- It takes 15 cents for a piece of candy to be releases.
- If 20 cents is deposited, the machine will not return the change, but it will credit the buyer with 5 cents and wait for the buyer to make a second purchase

Denounced Circuit

 Mechanical sensor outputs sense_N and sense_D are slow and may stay on for several ticks.



State Diagram



State table and minimization


- P_1 =(S1,S2,S3,S4,S5,S6,S7,S8,S9)
- *P*₂=(S1,S2,S3,S6)(S4,S5,S7,S8,S9)
- P_3 =(S1)(S3)(S2,S6)(S4,S5, S7,S8,S9)
- *P*₄=(S1)(S3)(S2,S6)(S4, S7,S8)(S5,S9)
- P₅=(S1)(S3)(S2,S6)(S4, S7,S8)(S5,S9)


Present	Ne	Output			
state	<i>DN</i> =00	01	10	11	Z
S1	S 1	S 3	S2	_	0
S2	S2	S 4	S5		0
S 3	S 3	S 6	S7		0
S4	S 1	_	_	_	1
S 5	S 3	_	_	_	1
S 6	S 6	S8	S9	_	0
S7	S 1	_	_	_	1
S8	S 1	_	_	_	1
S9	S3	_	_	_	1

Minimized State Table

Present	Next state				Output
state	<i>DN</i> =00	01	10	11	Z
S1	S1	S 3	S 2	_	0
S2	S2	S 4	S 5	_	0
S 3	S3	S2	S4		0
S4	S 1	_	_	_	1 1
S5	S 3	_	_	_	1

State Diagram





Ex. 8.8 Incompletely Specified State Table


- P_1 =(ABCDEFG)
- Assume -=0 P_2 =(ABDG)(CEF)
- Check k-sucessors $P_3 = (AB)(D)(G)(CE)(F)$ $P_4 = (A)(B)(D)(G)(CE)(F)$ $P_5 = P_4$

Present	Next	Next state		outz
state	w = 0	<i>w</i> = 1	w = 0	<i>w</i> = 1
Α	В	С	0	0
В	D	_	0	_
С	F	E	0	1
D	В	G	0	0
E	F	C	0	1
F	Е	D	0	1
G	F	_	0	_

• Assume -=1 P_2 =(AD)(BCEFG) P_3 =(AD)(B)(CEFG) P_4 =(AD)(B)(CEG)(F) P_5 = P_4 i

NTU ESOE

State Diagram for A Modulo-8 Counter




State Table for A Modulo-8 Counter

Present	Next	Output		
state	w = 0	<i>w</i> = 1	•	
Α	A	В	0	_
В	В	C	1	A
С	С	D	2	B
D	D	Ε	3	D
E	Ε	F	4	E
F	F	G	5	F
G	G	Н	6	G
Н	Н	Α	7	H


Present	Next		
state	w = 0	w = 1	Count
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	Y ₂ Y ₁ Y ₀	Y ₂ Y ₁ Y ₀	Z ₂ Z ₁ Z ₀
000	000	001	000
001	001	010	001
010	010	011	010
011	011	100	011
100	100	101	100
101	101	110	101
110	110	111	110
111	111	000	111


Implementation Using D-type Flip-Flops



 $Y_1 = \overline{w}y_1 + y_1 y_0 + wy_0 y_1$

$D_1 - I_1$	10
$= \overline{w}y_1 + y_1\overline{y_0} +$	$-wy_0\bar{\bar{y}}$
$= wy_0 \oplus y_1$	





 $Y_2 = wy_2 + y_0y_2 + y_1y_2 + wy_0y_1y_2$

Circuit of the Counter_w-**Y**₀ **Y**₁ Q

Clock Resetm

Counting 0,4,2,6,1,5,3,7,0,4 ...


Present state	Next state	Output z ₂ z ₁ z ₀
Α	В	000
В	С	100
С	D	010
D	E	110
E	F	001
F	G	101
G	Н	011
Н	Α	111

$$D_2 = Y_2 = \overline{y_2}$$


$$D_1 = Y_1 = y_1 \oplus y_2$$


Present state	Next state	Output
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2 Y_1 Y_0$	$Z_2Z_1Z_0$
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111

Different Counter Circuit Diagram




Arbiter for a 3 Device System





Ex. 8.9 Analyze the FSM

$$\bullet Y_1 = w\overline{y_1} + wy_2 \quad Y_2 = wy_1 + wy_2 \quad z = y_1y_2$$




State Table

$$\bullet Y_1 = w\overline{y_1} + wy_2 \quad Y_2 = wy_1 + wy_2 \quad z = y_1y_2$$


Present	Next		
state	w = 0	Output	
У2У1	Y ₂ Y ₁	Y_2Y_1	Z
0 0	0 0	01	0
01	00	10	0
10	00	11	0
11	00	11	1


Present	Present Next state		
state	w = 0	w = 1	Z
Α	Α	В	0
В	Α	C	0
C	Α	D	0
D	Α	D	1

Algorithmic State Machine (ASM) Charts




ASM Style State Diagram





ASM Style




Mutual Exclusion and All Inclusion

- The transition expressions on arcs leaving a particular state must be mutually exclusive and all inclusive:
- Mutually exclusive: No two transition expressions can equa1 for the same input combination, since a machine can't have two next states for one input combination.
- All inclusive: For every possible input combination, some transition expression must equal 1, so that all next states are defined.

More Examples (not on our textbook)

A State-Table Design Example

- Design a clocked synchronous state machine with two inputs, A and B, and a ingle output Z that is 1 if:
 - A had the same value at each of the two previous clock ticks, or
 - B has been 1 since the last time that the first condition was



Evolution of State Table

	A B						
Meaning	S	00	01	11	10	Z	
itial state	INIT					0	
	Meaning itial state	itial state INIT	itial state INIT	Meaning S 00 01 itial state INIT	Meaning S 00 01 11 itial state INIT	Meaning S 00 01 11 10 itial state INIT	

/b\			АВ					
(b)	Meaning	S	00	01	11	10	Z	
	Initial state	INIT	A0	A 0	A1	A1	0	
	Got a 0 on A	A0					0	
	Got a 1 on A	A1					0	
					*			

(c)			A B					
(c)	Meaning	S	00	01	11	10	Z	
	Initial state	INIT	Α0	A 0	A1	A1	0	
	Got a 0 on A	A0	OK	OK	A1	A1	0	
	Got a 1 on A	A1					0	
	Got two equal A inputs	OK					1	
				S	*			

(d)		A B							
(u)	Meaning	S	00	01	11	10	Ζ		
	Initial state	INIT	A0	A0	A1	A1	0		
	Got a 0 on A	A0	OK	OK	A1	A1	0		
	Got a 1 on A	A1	A 0	A 0	OK	OK	0		
	Got two equal A inputs	OK					1		
				S	*				

Evolution of State Table (Cont')


a)		A B				
Meaning	S	00	01	11	10	Z
Initial state	INIT	A 0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	A 0	A0	OK	OK	0
Got two equal A input	s OK	?	OK	OK	?	1
			S	*		

(h)				А	В		
(b)	Meaning	S	00	01	11	10	Z
	Initial state	INIT	A0	A 0	A1	A1	0
	Got a 0 on A	A0	OK0	OK0	A1	A1	0
	Got a 1 on A	A1	A0	A 0	OK1	OK1	0
	Two equal, A=0 last	OK0					1
	Two equal, A=1 last	OK1					1
				S	*		

			A B			
Meaning	S	00	01	11	10	
Initial state	INIT	A 0	A 0	A1	A1	
Got a 0 on A	Α0	OK0	OK0	A1	A1	
Got a 1 on A	A1	A0	A0	OK1	OK1	
Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	
Two equal, A=1 last	OK1					
			S	*		

(d)				А	В		
(u)	Meaning	S	00	01	11	10	Z
	Initial state	INIT	A0	A 0	A1	A1	0
	Got a 0 on A	A0	OK0	OK0	A1	A1	0
	Got a 1 on A	A1	A0	A0	OK1	OK1	0
	Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1
	Two equal, A=1 last	OK1	A 0	OK0	OK1	OK1	1
				S	*		

Timing Diagram with States



State Minimization

- Two states S1 and S2 are equivalent if two conditions are true.
 - First, S1 and S2 must produce the same values at the state-machine output(s); in the Mealy machine, this must be true for all input combinations.
 - Second, for each input combination, S1 and S2 must have tither the same next state or equivalent next states.

a)			A B				
aj	Meaning	S	00	01	11	10	Ζ
	Initial state	INIT	Α0	Α0	A1	A1	0
	Got a 0 on A	Α0	OK00	OK00	A1	A1	0
	Got a 1 on A	A1	Α0	Α0	OK11	OK11	0
	Got 00 on A	OK00	OK00	OK00	OKA1	A1	1
	Got 11 on A	OK11	Α0	OKA0	OK11	OK11	1
	OK, got a 0 on A	OKA0	OK00	OK00	OKA1	A1	1
	OK, got a 1 on A	OKA1	Α0	OKA0	OK11	OK11	1
				S	*		

(b)				Α	В		
(D)	Meaning	S	00	01	11	10	Z
	Initial state	INIT	Α0	Α0	Α1	A1	0
	Got a 0 on A	Α0	OK00	OK00	A1	A1	0
	Got a 1 on A	A1	Α0	Α0	OK11	OK11	0
	Got 00 on A	OK00	OK00	OK00	A001	A1	1
	Got 11 on A	OK11	Α0	A110	OK11	OK11	1
	Got 001 on A, B=1	A001	Α0	AE10	OK11	OK11	1
	Got 110 on A, B=1	A110	OK00	OK00	AE01	A1	1
	Got bb10 on A, B=1	AE10	OK00	OK00	AE01	A1	1
	Got bb01 on A, B=1	AE01	Α0	AE10	OK11	OK11	1

S*

State Assignment Example

АВ							
S	00	01	11	10	Z		
INIT	Α0	Α0	A1	A1	0		
Α0	OK0	OK0	A1	A1	0		
A1	Α0	A0	OK1	OK1	0		
OK0	OK0	OK0	OK1	A1	1		
OK1	Α0	OK0	OK1	OK1	1		
S*							

Assignment						
State name	Simplest Q1–Q3	Decomposed Q1–Q3	One-hot Q1–Q5	Almost one-hot Q1–Q4		
INIT	000	000	00001	0000		
A0	001	100	00010	0001		
A1	010	101	00100	0010		
OK0	011	110	01000	0100		
OK1	100	111	10000	1000		

Unused States

- Minimal risk: Assumes that it is possible for the state machine somehow to get into one of the unused (or "illegal") states, perhaps because of a hardware failure, an unexpected input, or a design error. Therefore, all of the unused state-variable combinations are identified and explicit next-state entries are made so that, for any input combination, the unused states go to the "initial" state, the "idle" state, or some other "safe" state.
- *Minimal cost*: Assumes that the machine will never enter an unused state. Therefore, in the transition and excitation tables, the next-state entries of the unused states can be marked as "don't-cares." In most cases this simplifies the excitation logic. However, the machine's behavior my be weird if it ever does enter an unused state.

Transition/ Excitation Table

Transition/Output table.

Excitation/Output table.


	АВ				
Q1 Q2 Q3	00	01	11	10	Z
000	100	100	101	101	0
100	110	110	101	101	0
101	100	100	111	111	0
110	110	110	111	101	1
111	100	110	111	111	1
	Q1* Q2* Q3*				

	АВ				
Q1 Q2 Q3	00	01	11	10	Z
000	100	100	101	101	0
100	110	110	101	101	0
101	100	100	111	111	0
110	110	110	111	101	1
111	100	110	111	111	1
		D1 D	2 D3		

Minimal Risk Excitation Maps

Q2

Minimal risk: Assume unused states go to state 000



D2= Q1·Q3'·A'+ Q1·Q3·A+Q1·Q2·B D3= Q1·A+ Q2·'Q3'·A

Minimal Risk Logic Equation

Excitation equations

```
D1= Q1 + Q2'·Q3'D2= Q1·Q3'·A'+ Q1·Q3·A+Q1·Q2·B
```

- $-D3 = Q1 \cdot A + Q2 \cdot 'Q3' \cdot A$
- Output Equations (Z = 1 for 110 and 111)

$$-Z = Q1 \cdot Q2 \cdot Q3' + Q1 \cdot Q2 \cdot Q3$$
$$= Q1 \cdot Q2$$

Minimal Cost Excitation Map

Next-state of unused states are "don't care".

Output equation Z = Q2.

Q1 Q2 Q3	00	01	11	10	Z
000	100	100	101	101	0
100	110	110	101	101	0
101	100	100	111	111	0
110	110	110	111	101	1
111	100	110	111	111	1
	D1 D2 D3				

