Lecture 8 Synchronous Sequential Circuits

吳文中




Clocked Synchronous State-Machine Analysis

- "Clocked" refers to the fact that their storage elements (flip-flops) employ a clock input.
- "Synchronous" means that all of the flip-flops use the same clock signal.
- "State-machine" or "finite state-machine" is a generic name given to sequential circuits with flip-flops.
- Such a state machine changes state only when a triggering edge or "tick" occurs on the clock signal.

Mealy State-Machine

- The output depends on both state and input.
 - Next state = F (current state, input)
 - Output = G (current state, input)




Moore State Machine


- Output only depends on the state alone.
 - Output = G (current state)

signal

 Output-coded state machine: use state variables as output, no output logic G => no change during each




Finite State Machine




Basic Design Steps


- 1. The circuit has one input, w, and one output Z
- 2. All changes in the circuit occur on the positive edge of a clock signal
- 3. The output z is equal to 1 if during two immediately preceding clock cycles the input w was equal to 1. Otherwise the value of z is equal to 0.

State Diagram and State Table







State Assignment




Choice of Flip-flips and Derivation of Next-state and Output Expressions

- Simplest choice: D flip-flops
- Derive logic eq. from state table







Ignoring don't cares

$$Y_1 = w \bar{y}_1 \bar{y}_2$$

$$Y_2 = wy_1\bar{y}_2 + w\bar{y}_1y_2$$

$$z = \bar{y}_1 y_2$$

Using don't cares


$$Y_1 = w \bar{y}_1 \bar{y}_2$$

$$Y_2 = wy_1 + wy_2$$

= $w(y_1 + y_2)$

$$z = y_2$$


Final Implementation



Improved State Assignment

Present	Next	state	Output
state	w = 0	<i>w</i> = 1	z
Α	A	В	0
В	Α	C	0
С	Α	С	1

Present	Next	state	
state	w = 0	w = 1	Output
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	z,
00	00	01	0
01	00	11	0
11	00	11	1
10	dd	dd	d




$$\bullet Y_1 = D_1 = w$$

$$\bullet Y_2 = D_2 = wy_1$$

$$\bullet z = y_2$$

Timing Diagram




Summary of Design Steps

- 1. Obtain the specification of the desired circuit
- 2. Derive the states for the machine by first selecting a starting state. Then, given the specification of the circuit, create news states as needed for the machine to respond to all inputs. Create a state diagram accordingly (optional).
- 3. Create a state table.
- 4. State minimization
- 5. Decide the state variables needed and do state assignment

- 6. Choose the type of flip-flops to be used in the circuit. Derive the next-state logic expressions to control the inputs to all flip-flops and then derive logic expressions for the output of the circuit.
- 7. Implement the circuit as indicated by the logic expressions.

Ex 8.1 Bus control

 Swap R1 and R2 using R3 as a temporary storage locations





Ex 8.1 State table and state assignments

Present	Next	state	Outputs						
state	w = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
Α	Α	В	0	0	0	0	0	0	0
В	С	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	Α	Α	0	1	0	0	1	0	1

	Present	Nexts	state							
	state	w = 0	w = 1				Outputs			
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
	00	00	0 1	0	0	0	0	0	0	0
	01	10	1 0	0	0	1	0	0	1	0
	10	11	1 1	1	0	0	1	0	0	0
Ī	11	00	0 0	0	1	0	0	1	0	1


Ex 8.1 Logic expression of Next-state and output Logic





 Output control signals are


Ex 8.1 Final Implementation



Improved State Assignment

Present	Next	state				Output	ts				
state	w = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done		
Α	Α	В	0	0	0	0	0	0	0		
В	С	C	0	0	1	0	0	1	0		
C	D	D	1	0	0	1	0	0	0		
D	Α	Α	0	1	0	0	1	0	1		


Present	Nexts	state							
state	w = 0	w = 1				Outputs			
y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
00	0 0	01	0	0	0	0	0	0	0
01	1 1	11	0	0	1	0	0	1	0
11	1 0	10	1	0	0	1	0	0	0
10	0 0	00	0	1	0	0	1	0	1



$$\bullet R1_{out} = R2_{in} = y_1y_2$$

$$R1_{in} = R3_{out} = Done = \overline{y_1}y_2$$

$$\bullet R2_{out} = R3_{in} = y_1\overline{y_2}$$



One-Hot Encoding

Present	Next	state				Output	S		
state	<i>w</i> = 0	<i>w</i> = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
Α	Α	В	0	0	0	0	0	0	0
В	С	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	Α	Α	0	1	0	0	1	0	1

Present	Nexts	state							
state	w = 0	w = 1			(Outputs	}		
$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
0 001	0001	0010	0	0	0	0	0	0	0
0 010	0100	0100	0	0	1	0	0	1	0
0 100	1000	1000	1	0	0	1	0	0	0
1 000	0001	0001	0	1	0	0	1	0	1


D

- $\bullet Y_1 = \overline{w}y_1 + y_4$
- $\bullet Y_2 = wy_1$
- $\bullet Y_3 = y_2$
- $\bullet Y_4 = y_3$
- $R1_{out} = R2_{in} = y_3$
- $\bullet R1_{in} = R3_{out} = Done = \overline{y_1}y_2$
- $\bullet R2_{out} = R3_{in} = y_1\overline{y_2}$

Mealy State Model

• Specification: z=1 for two '1's and switch in the same cycle.

1	Clock cycle:	t_0	t_1	t_2	t ₃	t 4	t 5	t 6	t ₇	t ₈	t 9	t ₁₀
	W:											
	z :	0	0	0	0	1	0	0	1	1	0	0




State Table and State Assignment

Present	Next	state	Outp	out <i>z</i>
state	w = 0	w = 1	w = 0	<i>w</i> = 1
Α	A	В	0	0
В	Α	В	0	1


Present	Next	state	Out	put
state	w = 0	<i>w</i> = 1	w = 0	<i>w</i> = 1
У	Υ	Y	Z	Z
0	0	1	0	0
1	0	1	0	1

Circuit and Timing Diagram




Ex. 8.4


Moore type



Mealy type



Mealy-Type FSM for Serial Adder




G: carry-in = 0


Present	Ne	ext st	ate			Out	puts	
state	<i>ab</i> =00	01	10	11	00	01	10	11
G	G	G	G	Н	0	1	1	0
<u> </u> H	G	Н	Н	Н	1	0	0	1
Present	Ne	ext st	ate	Output				
state	<i>ab</i> =00	01	10	11	00	01	10	11
У		s						
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1

$$\bullet Y = ab + ay + by$$
$$\bullet s = a \oplus b \oplus y$$

Mealy-type Serial Adder Circuit




Moore-type FSM for Serial Adder



Present	N	Output			
state	<i>ab</i> =00	01	10	11	S
G_0	G_0	G_1	G_1	H_0	0
G ₁	G_0	G_1	G_1	H_0	1
H ₀	G_1	H_0	H_0	H_1	0
H ₁	G ₁	H_0	H_0	H_1	1
Present	N				
state	ab=00	01	10	11	Output
<i>y</i> 2 <i>y</i> 1	Y ₂ Y ₁				S
00	0 0	01	01	10	0
01	00	01	01	10	1
10	01	10	10	11	0
11	01	10	10	11	1

Moore-type Serial Adder Circuit



State Minimization

- Two state S_i and S_j are said to be equivalent if and only if for every possible input sequence, the same output sequence will be produced regardless of weather S_i and S_i is the initial state
- If a input combination k is applied in the state Si and it causes the machine to move to state S_v , S_v is defined as a k-successor of S_i .
- A partition consist of one or more blocks, where each block comprises a subset of states that maybe equivalent

Ex 8.6

- Initial partition $P_1 = (ABCDEFG)$
- Next partition with diff. outputs P_2 = (ABD)(CEFG)
- Check 0-sucessors and 1succesors
 P₃ = (ABD)(CEG)(F)
- Again $P_4 = (AD)(B)(CEG)(F)$ $P_5 = (AD)(B)(CEG)(F)$

Present	Next	Output	
state	w = 0	<i>w</i> = 1	Z
Α	В	С	1
В	D	F	1
С	F	E	0
D	В	G	1
E	F	C	0
F	E	D	0
G	F	G	0


1			
Present			Output
state	w = 0	w = 1	z
Α	В	С	1
В	Α	F	1
C	F	C	0
F	C	Α	0

Ex8.7 Vending Machine


- The machine accepts nickels (5cent) and dimes (10cents)
- It takes 15 cents for a piece of candy to be releases.
- If 20 cents is deposited, the machine will not return the change, but it will credit the buyer with 5 cents and wait for the buyer to make a second purchase

Denounced Circuit

 Mechanical sensor outputs sense_N and sense_D are slow and may stay on for several ticks.



State Diagram



State table and minimization


- P_1 =(S1,S2,S3,S4,S5,S6,S7,S8,S9)
- *P*₂=(S1,S2,S3,S6)(S4,S5,S7,S8,S9)
- P_3 =(S1)(S3)(S2,S6)(S4,S5, S7,S8,S9)
- *P*₄=(S1)(S3)(S2,S6)(S4, S7,S8)(S5,S9)
- *P*₅=(S1)(S3)(S2,S6)(S4, S7,S8)(S5,S9)


Present	Ne	Output			
state	<i>DN</i> =00	01	10	11	Z
S 1	S 1	S 3	S2	_	0
S2	S2	S 4	S5	_	0
S3	S3	S 6	S7	_	0
S4	S 1	_	_	_	1
S5	S 3	_	_	_	1
S6	S 6	S8	S9	_	0
S7	S 1	_	_	_	1
S8	S 1	_	_	_	1
S9	S 3	_	_	_	1

Minimized State Table

Present state	Ne	Output			
	<i>DN</i> =00	01	10	11	Z
S 1	S1	S 3	S 2	_	0
S2	S2	S 4	S 5	_	0
S 3	S 3	S2	S4	_	0
S4	S 1	_		_	1
S5	S 3	_	_	_	1 1

State Diagram





Ex. 8.8 Incompletely Specified State Table


- P_1 =(ABCDEFG)
- Assume -=0 P_2 =(ABDG)(CEF)
- Check k-sucessors $P_3 = (AB)(D)(G)(CE)(F)$ $P_4 = (A)(B)(D)(G)(CE)(F)$ $P_5 = P_4$

Present	Next	state	Outputz		
state	w = 0	<i>w</i> = 1	w = 0	<i>w</i> = 1	
Α	В	С	0	0	
В	D	_	0	_	
С	F	E	0	1	
D	В	G	0	0	
E	F	C	0	1	
F	E	D	0	1	
G	F	_	0	_	

• Assume -=1 $P_2=(AD)(BCEFG)$ $P_2=(AD)(B)(CEFG)$

 P_3 =(AD)(B)(CEFG) P_4 =(AD)(B)(CEG)(F) P_5 = P_4i

State Diagram for A Modulo-8 Counter





State Table for A Modulo-8 Counter

Present	Next	state	Output	
state	w = 0	<i>w</i> = 1	•	
Α	A	В	0	_
В	В	C	1	A
С	С	D	2	B
D	D	Ε	3	D
E	E	F	4	E
F	F	G	5	F
G	G	Н	6	G
Н	Н	Α	7	H

Present	Next		
state	w = 0	w = 1	Count
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	Y ₂ Y ₁ Y ₀	Y ₂ Y ₁ Y ₀	Z ₂ Z ₁ Z ₀
000	000	001	000
001	001	010	001
010	010	011	010
011	011	100	011
100	100	101	100
101	101	110	101
110	110	111	110
111	111	000	111


Implementation Using D-type Flip-Flops






$$Y_1 = \overline{w}y_1 + y_1\overline{y_0} + wy_0\overline{y_1}$$

$$= wy_0 \oplus y_1$$





$$Y_2 = \overline{w}y_2 + \overline{y_0}y_2 + \overline{y_1}y_2 + wy_0y_1\overline{y_2}$$

Circuit of the Counter_w-**Y**₀ **Y**₁ Q


Clock Resetm

Implementation Using JK-type Flip-Flops

- If a flip-flop in state 0 is to remain in state 0, then J=0 and K=d. (where d means that K can be equal either 0 or 1)
- If a flip-flop in state 0 is to remain in state 1, then J=1 and K=d.
- If a flip-flop in state 1 is to remain in state 1, then J=d and K=0.
- If a flip-flop in state 1 is to remain in state 0, then J=d and K=1.

Present	Flip-flop inputs								
state		w =	0			w=	1		Count
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	Y ₂ Y ₁ Y ₀	J ₂ K ₂	J ₁ K ₁	J_0K_0	Y ₂ Y ₁ Y ₀	J ₂ K ₂	J ₁ K ₁	J_0K_0	Z 2 Z 1 Z 0
000	000	0d	0d	0d	001	0d	0d	1d	000
001	001	0d	0d	d0	010	0d	1d	d1	001
010	010	0d	d0	0d	011	0d	d0	1d	010
011	011	0d	d0	d0	100	1d	d1	d1	011
100	100	d0	0d	0d	101	d0	0d	1d	100
101	101	d0	0d	d0	110	d0	1d	d1	101
110	110	d0	d0	0d	111	d0	d0	1d	110
111	111	d0	d0	d0	000	d1	d1	d1	111

ABCDEFGH




 $K_1 = wy_0$

 $K_2 = wy_0y_1$


 $J_2 = wy_0y_1$

Circuit Diagram

Ordinary



Factored form



Counting 0,4,2,6,1,5,3,7,0,4 ...


Present state	Next state	Output z ₂ z ₁ z ₀
Α	В	000
В	С	100
С	D	010
D	E	110
E	F	001
F	G	101
G	Н	011
Н	Α	111

$$D_2 = Y_2 = \overline{y_2}$$


$$D_1 = Y_1 = y_1 \oplus y_2$$


Present state	Next state Y ₂ Y ₁ Y ₀	Output
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	121110	$Z_2Z_1Z_0$
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111

Different Counter Circuit Diagram




Arbiter for a 3 Device System






Minimized Delay

7ns in initial design




2ns with one-hot encoding



Ex. 8.9 Analyze the FSM

$$\bullet Y_1 = w\overline{y_1} + wy_2 \quad Y_2 = wy_1 + wy_2 \quad z = y_1y_2$$




State Table

$$\bullet Y_1 = w\overline{y_1} + wy_2 \quad Y_2 = wy_1 + wy_2 \quad z = y_1y_2$$


Present	Next		
state	w = 0	w = 1	Output
У2У1	Y ₂ Y ₁	Y_2Y_1	Z
00	0 0	01	0
01	00	10	0
1 0	00	11	0
11	00	11	1


Present	Next	Output	
state	w = 0	w = 1	Z
Α	Α	В	0
В	Α	C	0
C	Α	D	0
D	Α	D	1

Algorithmic State Machine (ASM) Charts




ASM Style State Diagram





ASM Style




More Examples (not on our textbook)

Mutual Exclusion and All Inclusion

- The transition expressions on arcs leaving a particular state must be mutually exclusive and all inclusive:
- Mutually exclusive: No two transition expressions can equa1 for the same input combination, since a machine can't have two next states for one input combination.
- All inclusive: For every possible input combination, some transition expression must equal 1, so that all next states are defined.

A State-Table Design Example

- Design a clocked synchronous state machine with two inputs, A and B, and a ingle output Z that is 1 if:
 - A had the same value at each of the two previous clock ticks, or
 - B has been 1 since the last time that the first condition was



Evolution of State Table

		АВ				
Meaning	S	00	01	11	10	Z
itial state	INIT					0
	Meaning itial state	itial state INIT	itial state INIT	Meaning S 00 01 itial state INIT	Meaning S 00 01 11 itial state INIT	Meaning S 00 01 11 10 itial state INIT

/h\			АВ					
(b)	Meaning	S	00	01	11	10	Z	
	Initial state	INIT	A 0	A 0	A1	A1	0	
	Got a 0 on A	A0					0	
	Got a 1 on A	A1					0	
					*			

1			A B					
Meaning	S	00	01	11	10	Ζ		
Initial state	INIT	A0	A 0	A1	A1	0		
Got a 0 on A	A0	OK	OK	A1	A1	0		
Got a 1 on A	A1					0		
Got two equal A inputs	OK					1		
			S	*				

(d)				АВ						
(u)	Meaning	S	00	01	11	10	Z			
	Initial state	INIT	A0	A 0	A1	A1	0			
	Got a 0 on A	A0	OK	OK	A1	A1	0			
	Got a 1 on A	A1	A 0	A 0	OK	OK	0			
	Got two equal A inputs	OK					1			
				S	*					

Evolution of State Table (Cont')


(a)				А	В		
(a)	Meaning	S	00	01	11	10	Z
	Initial state	INIT	A0	A0	A1	A1	0
	Got a 0 on A	A0	OK	OK	A1	A1	0
	Got a 1 on A	A1	A0	A0	OK	OK	0
	Got two equal A inputs	OK	?	OK	OK	?	1
				S	*		

(b)				A B					
(D)	Meaning	S	00	01	11	10	Z		
	Initial state	INIT	A0	A 0	A1	A1	0		
	Got a 0 on A	A0	OK0	OK0	A1	A1	0		
	Got a 1 on A	A1	A0	A0	OK1	OK1	0		
	Two equal, A=0 last	OK0					1		
	Two equal, A=1 last	OK1					1		
				S	*				

(c)				АВ				
(0)	Meaning	S	00	01	11	10	Z	
	Initial state	INIT	A 0	A 0	A1	A1	0	
	Got a 0 on A	A0	OK0	OK0	A1	A1	0	
	Got a 1 on A	A1	A0	A 0	OK1	OK1	0	
	Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1	
	Two equal, A=1 last	OK1					1	
				S*				

(d)				A B					
(u)	Meaning	S	00	01	11	10	Z		
	Initial state	INIT	A0	A 0	A1	A1	0		
	Got a 0 on A	A0	OK0	OK0	A1	A1	0		
	Got a 1 on A	A1	A0	A0	OK1	OK1	0		
	Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1		
	Two equal, A=1 last	OK1	A 0	OK0	OK1	OK1	1		
				S	*				

Timing Diagram with States



(a)							
(a) -	Meaning	S	00	01	11	10	Z
	Initial state	INIT	Α0	Α0	A1	Α1	0
	Got a 0 on A	A0	OK00	OK00	A1	A1	0
	Got a 1 on A	A1	A 0	A0	OK11	OK11	0
	Got 00 on A	OK00	OK00	OK00	OKA1	A1	1
	Got 11 on A	OK11	Α0	OKA0	OK11	OK11	1
	OK, got a 0 on A	OKA0	OK00	OK00	OKA1	A1	1
	OK, got a 1 on A	OKA1	A 0	OKA0	OK11	OK11	1
			S*				

(b)				A B				
(D)	Meaning	S	00	01	11	10	Z	
	Initial state	INIT	Α0	Α0	Α1	A1	0	
	Got a 0 on A	A0	OK00	OK00	Α1	A1	0	
	Got a 1 on A	A1	A 0	A 0	OK11	OK11	0	
	Got 00 on A	OK00	OK00	OK00	A001	A1	1	
	Got 11 on A	OK11	A 0	A110	OK11	OK11	1	
	Got 001 on A, B=1	A001	A 0	AE10	OK11	OK11	1	
	Got 110 on A, B=1	A110	OK00	OK00	AE01	A1	1	
	Got bb10 on A, B=1	AE10	OK00	OK00	AE01	A1	1	
	Got bb01 on A, B=1	AE01	A 0	AE10	OK11	OK11	1	

State Assignment Example

		АВ					
S	00	01	11	10	Z		
INIT	Α0	Α0	A1	A1	0		
Α0	OK0	OK0	A1	A1	0		
A1	Α0	A0	OK1	OK1	0		
OK0	OK0	OK0	OK1	A1	1		
OK1	Α0	OK0	OK1	OK1	1		
S*							

		Assignment						
State name	Simplest Q1–Q3	Decomposed Q1–Q3	One-hot Q1–Q5	Almost one-hot Q1–Q4				
INIT	000	000	00001	0000				
A0	001	100	00010	0001				
A1	010	101	00100	0010				
OK0	011	110	01000	0100				
OK1	100	111	10000	1000				

Unused States

- Minimal risk: Assumes that it is possible for the state machine somehow to get into one of the unused (or "illegal") states, perhaps because of a hardware failure, an unexpected input, or a design error. Therefore, all of the unused state-variable combinations are identified and explicit next-state entries are made so that, for any input combination, the unused states go to the "initial" state, the "idle" state, or some other "safe" state.
- *Minimal cost*: Assumes that the machine will never enter an unused state. Therefore, in the transition and excitation tables, the next-state entries of the unused states can be marked as "don't-cares." In most cases this simplifies the excitation logic. However, the machine's behavior my be weird if it ever does enter an unused state.

Transition/ Excitation Table

Transition/Output table.

Excitation/Output table.


		A B						
Q1 Q2 Q3	00	01	11	10	Z			
000	100	100	101	101	0			
100	110	110	101	101	0			
101	100	100	111	111	0			
110	110	110	111	101	1			
111	100	110	111	111	1			
		Q1* Q2* Q3*						

		АВ					
Q1 Q2 Q3	00	01	11	10	Z		
000	100	100	101	101	0		
100	110	110	101	101	0		
101	100	100	111	111	0		
110	110	110	111	101	1		
111	100	110	111	111	1		
		D1 D2 D3					

Minimal Risk Excitation Maps

Q2

Minimal risk: Assume unused states go to state 000



D2= Q1·Q3'·A'+ Q1·Q3·A+Q1·Q2·B D3= Q1·A+ Q2·'Q3'·A

Minimal Risk Logic Equation

Excitation equations

```
D1= Q1 + Q2'·Q3'D2= Q1·Q3'·A'+ Q1·Q3·A+Q1·Q2·B
```

- $-D3 = Q1 \cdot A + Q2 \cdot 'Q3' \cdot A$
- Output Equations (Z = 1 for 110 and 111)


$$-Z = Q1 \cdot Q2 \cdot Q3' + Q1 \cdot Q2 \cdot Q3$$
$$= Q1 \cdot Q2$$


Minimal Cost Excitation Map


Next-state of unused states are "don't care".

Output equation Z = Q2.

		АВ						
Q1 Q2 Q3	00	01	11	10	Z			
000	100	100	101	101	0			
100	110	110	101	101	0			
101	100	100	111	111	0			
110	110	110	111	101	1			
111	100	110	111	111	1			








D3 = A


Q1=0


Q1=1

T-bird tail-lights example




First Trial State Diagram





Output Table

State	LC	LB	LA	RA	RB	RC
IDLE	0	0	0	0	0	0
L1	0	0	1	0	0	0
L2	0	1	1	0	0	0
LЗ	1	1	1	0	0	0
R 1	0	0	0	1	0	0
R2	0	0	0	1	1	0
RЗ	0	0	0	1	1	1
LR3	1	1	1	1	1	1




Second Trial State Diagram

L2 LEFT · HAZ' · RIGHT' (LEFT + RIGHT + HAZ)' HAZ + LEFT - RIGHT IDLE RIGHT · HAZ' · LEFT RЗ **R1** R2

What happened if HAZ asserted when LEFT or RIGHT are already asserted?

Final State Diagram



State Assignment and Output Logic

State	Q2	Q1	Q0
IDLE	0	0	0
L1	0	0	1
L2	0	1	1
L3	0	1	0
R1	1	0	1
R2	1	1	1
R3	1	1	0
LR3	1	0	0

• LB =
$$L2+L3+LR3$$

$$\cdot$$
LC = L3+LR3

Transition List

S	Q2	Q1	Q0	Transition Expression	S*	Q2*	Q1*	Q0*
IDLE	0	0	0	(LEFT + RIGHT + HAZ)'	IDLE	0	0	0
IDLE	0	0	0	LEFT · HAZ' · RIGHT'	L1	0	0	1
IDLE	0	()	0	HAZ + LEFT · RIGHT	LR3	1	0	0
IDLE	0	0	0	$RIGHT \cdot HAZ' \cdot LEFT'$	R1	1	0	1
L1	0	0	1	HAZ'	L2	0	1	1
L1	0	0	1	HAZ	LR3	1	0	0
L2	0	1	1	H A Z'	L3	0	1	0
L2	0	1	1	HAZ	LR3	1	0	0
L3	0	1	0	1	IDLE	0	0	0
R1	1	0	1	H A Z′	R2	1	1	1
R1	1	()	1	HAZ	LR3	1	0	0
R2	1	1	1	HAZ'	R3	1	1	0
R2	1	1	1	HAZ	LR3	1	0	0
R3	1	1	0	1	IDLE	0	0	0
LR3	1	0	0	1	IDLE	0	0	0

Excitation Equation from Transition List

```
• Q2* = Q2'· Q1'· Q0'· (HAZ+LEFT · RIGHT)
         + Q2'· Q1'· Q0· (RIGHT ·HAZ'+LEFT')
         + Q2'· Q1'· Q0· (HAZ)
         + Q2'· Q1 · Q0· (HAZ)
         + Q2 · Q1' · Q0 · (HAZ')
         + Q2 · Q1' · Q0 · (HAZ)
         + Q2 · Q1 · Q0 · (HAZ')
         + Q2 · Q1 · Q0 · (HAZ)
      = Q2'· Q1'· Q0'· (HAZ + RIGHT)
        + Q2' ⋅ Q0 ⋅ (HAZ)
        + Q2 · Q0
```


Excitation Equation from Transition List (Cont')

```
• Q1* = Q2' \cdot Q1' \cdot Q0 \cdot (HAZ')
          + Q2'· Q1 · Q0· (HAZ')
          + Q2 · Q1' · Q0 · (HAZ')
          + Q2 · Q1 · Q0 · (HAZ')
      = Q0 \cdot HAZ'
• Q0* = Q2'· Q1'· Q0'· (LEFT · HAZ' · RIGHT')
          + Q2'· Q1'· Q0'· (RIGHT ·HAZ'+LEFT')
          + Q2'· Q1'· Q0· (HAZ')
          + Q2 · Q1' · Q0 · (HAZ')
      = Q2' \cdot Q1' \cdot Q0' \cdot HAZ' + Q1' \cdot Q0 \cdot HAZ'
```


The Guessing game Example

- Design a clocked synchronous state machine with four inputs, G1-G4, that are connected to pushbuttons.
- The Machine has four outputs, L1-L4, connected to lamps or LEDs located near the like-numbered pushbuttons.
- There is also an ERR output connected to a red lamp. In normal operation the I1-L4 outputs display a 1out-of4 pattern. At each clock tick, the pattern is rotated by one position; the clock frequency is about 4 Hz.
- Guesses are made by pressing a pushbutton, which asserts and input Gi When any Gi input is asserted, the ERR output is asserted if the "wrong" pushbutton was pressed, that is, if the Gi input detected at the clock tick does not have same number as the lamp output that was asserted before the clock tick.
- Once a guess has been made, play stops and the ERR output maintains the same value for one or more clock ticks until the Gi input is negated, then play resumes.

First Try State Diagram



Correct State Diagram



Transition List

Current State			,		Next State			Output					
s	Q2	Q1	Q0	Transition Expression	S*	Q2*	Q1*	Q0+	L1	L2	L3	L4	ERR
S1	0	0	0	G1' - G2' - G3' - G4'	S2	0	0	1	1	0	0	0	0
S1	0	0	0	G1 - G2' - G3' - G4'	SOK	1	0	0	1	0	0	0	0
S1	0	0	0	G2 + G3 + G4	SERR	1	0	1	1	0	0	0	0
82	0	0	1	G1' - G2' - G3' - G4'	S3	0	1	1	0	1	0	0	0
S2	0	0	1	G1' - G2 - G3' - G4'	SOK	1	0	0	0	1	0	0	0
82	0	0	1	G1 + G3 + G4	SERR	1	0	1	0	1	0	0	0
S3	0	1	1	G1' - G2' - G3' - G4'	S4	0	1	0	0	0	1	0	0
S3	0	1	1	G1' - G2' - G3 - G4'	SOK	1	0	0	0	0	1	0	0
S3	0	1	1	G1 + G2 + G4	SERR	1	0	1	0	0	1	0	0
S4	0	1	0	G1' - G2' - G3' - G4'	S1	0	0	0	0	0	0	1	0
S4	0	1	0	G1' - G2' - G3' - G4	SOK	1	0	0	0	0	0	1	0
S4	0	1	0	G1 + G2 + G3	SERR	1	0	1	0	0	0	1	0
SOK	1	0	0	G1 + G2 + G3 + G4	SOK	1	0	0	0	0	0	0	0
SOK	1	0	0	G1' - G2' - G3' - G4'	S1	0	0	0	0	0	0	0	0
SERR	1	0	1	G1 + G2 + G3 + G4	SERR	1	0	1	0	0	0	0	1
SERR	1	0	1	G1' - G2' - G3' - G4'	S1	0	0	0	0	0	0	0	1

Transition list using outputs as state variables

Current State							Next State							
s	L1	L2	L3	L4	ERR	Transition Expression	S#	L1s	L2*	L3×	L4=	ERR*		
S1	1	0	0	0	0	G1' · G2' · G3' · G4'	S2	0	1	0	0	0		
S1	1	0	0	0	0	G1 - G2' - G3' - G4'	SOK	0	0	0	0	0		
81	1	0	0	0	0	G2 + G3 + G4	SERR	0	0	0	0	1		
S2	0	1	0	0	0	G1' - G2' - G3' - G4'	\$3	0	0	1	0	0		
S2	0	1	0	0	0	G1' · G2 · G3' · G4'	SOK	0	0	0	0	0		
S2	0	1	0	0	0	G1 + G3 + G4	SERR	0	0	0	0	1		
S3	0	0	1	0	0	G1' · G2' · G3' · G4'	84	0	0	0	1	0		
S3	0	0	1	0	0	G1' - G2' - G3 - G4'	SOK	0	0	0	0	0		
S3	0	0	1	0	0	G1 + G2 + G4	SERR	0	0	0	0	1		
\$4	0	0	0	1	0	G1' · G2' · G3' · G4'	\$1	1	0	0	0	0		
S4	0	0	0	1	0	G1' · G2' · G3' · G4	SOK	0	0	0	0	0		
S4	0	0	0	1	0	G1 + G2 + G3	SERR	0	0	0	0	1		
SOK	0	0	0	0	0	G1 + G2 + G3 + G4	SOK	0	0	0	0	0		
SOK	0	0	0	0	0	G1' - G2' - G3' - G4'	\$1	1	0	0	0	0		
SERR	0	0	0	0	1	G1 + G2 + G3 + G4	SERR	0	0	0	0	1		
SERR	0	0	0	0	1	G1' - G2' - G3' - G4'	\$1	1	0	0	0	0		

Transition list using don't-care state codings

Current State							Next State							
s	L1	L2	L3	L4	ERR	Transition Expression	S*	L1*	L2*	L3*	L4*	ERR*		
S	1	х	х	Х	Х	G1' · G2' · G3' · G4'	S2	0	1	0	0	0		
s	1	х	x	х	х	G1 · G2' · G3' · G4'	SOK	0	0	0	0	0		
S	1	х	x	Х	Х	G2 + G3 + G4	SERR	0	0	0	0	1		
S2	0	1	x	х	х	G1' · G2' · G3' · G4'	S3	0	0	1	0	0		
82	0	1	x	Х	X	G1' · G2 · G3' · G4'	SOK	0	0	0	0	0		
S2	0	1	x	х	x	G1 + G3 + G4	SERR	0	0	0	0	1		
83	0	0	1	х	x	G1' · G2' · G3' · G4'	S4	0	0	0	1	0		
S3	0	0	1	х	х	G1' · G2' · G3 · G4'	SOK	0	0	0	0	0		
S3	0	0	1	x	x	G1 + G2 + G4	SERR	0	0	0	0	1		
\$4	0	0	0	1	х	G1' · G2' · G3' · G4'	S1	1	0	0	0	0		
S4	0	0	0	1	x	G1' · G2' · G3' · G4	SOK	0	0	0	0	0		
S4	0	0	0	1	х	G1 + G2 + G3	SERR	0	0	0	0	1		
SOK	0	0	0	0	0	G1 + G2 + G3 + G4	SOK	0	0	0	0	0		
SOK	0	0	0	0	0	G1' · G2' · G3' · G4'	S1	1	0	0	0	0		
SERR	0	0	0	0	1	G1 + G2 + G3 + G4	SERR	0	0	0	0	1		
SERR	0	0	0	0	1	G1' · G2' · G3' · G4'	S1	1	0	0	0	0		