



# Exercises for Chapters 1 & 2


1. Please find the equivalent resistance of the following circuit.




2. Please find the equivalent resistance of the following circuit.




3. Please find the equivalent resistance of the following circuit.




4. Please find the equivalent resistance of the following circuit [ $R=10\Omega$ ].




5. Please find the equivalent resistance of the following circuit.




6. Please find the equivalent resistance of the following circuit.




7. Please find the equivalent resistance of the following circuit.




8. Please find the equivalent resistance of the following circuit.




9. Please find the equivalent resistance of the following circuit.




10. Please find the equivalent resistance of the following circuit.



11. Please find the equivalent resistance of the following circuit.




12. Please find the equivalent resistance of the following circuit.




13. Please find the equivalent resistance of the following circuit.



18. Please find the power dissipated in the  $71\Omega$  resistor.



19. Please find the current provided by the 135V voltage source.




20. Please find the Thevenin equivalent circuit looking into nodes c and d.




21. For the previous circuit, please find the power generated by each of the two ideal sources.

22. Please find the equivalent output resistance (looking into  $v_{out}$ ) of the following circuit (note:  $-A$  is an voltage amplifier with gain of  $-A$ ).



## Exercises for Chapter 3


1. Assume all diodes have ON voltage of 0.7 V and all MOSFETs have the following parameters:  $\mu_o C_{ox} = 1 \text{ mA/V}^2$ ,  $\lambda = 0.05$ , and  $V_{tn} = -V_{tp} = 1\text{V}$ . Please find the operating region (cut-off, saturation, or triode) of the following circuits. [Please show your work leading to the answer]




2. Please draw a CMOS logic implementation of  $Y = (A + B(C + D))'$  [Do not cascade stages and use only A, B, C, and D as inputs.]
3. A MOSFET operating in the triode region can be used as a resistor when  $V_{DS}$  is small. Please find the resistance between the source and drain terminals for an NMOS transistor if  $\mu_n C_{ox} = 100 \text{ } \mu\text{A/V}^2$ ,  $W/L = 10 \text{ } \mu\text{m}/1 \text{ } \mu\text{m}$ ,  $V_t = 0.7 \text{ V}$ , and  $V_{GS} = 1.2 \text{ V}$ .
4. Please find the resistivity of intrinsic silicon given that  $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$ ,  $\mu_n = 1350 \text{ cm}^2/\text{V}\cdot\text{s}$ , and  $\mu_p = 480 \text{ cm}^2/\text{V}\cdot\text{s}$ .
5. Please draw the CMOS realization of  $(A(B + CD))'$ .
6. Please find the resistivity of intrinsic germanium given that  $n_i = 2.4 \times 10^{13} \text{ cm}^{-3}$ ,  $\mu_n = 3900 \text{ cm}^2/\text{V}\cdot\text{s}$ , and  $\mu_p = 1900 \text{ cm}^2/\text{V}\cdot\text{s}$ .
7. Please draw a CMOS logic implementation of  $Y = AB + CD$ .

## Exercises for Chapter 4


1. Please express  $V_o$  in terms of  $V_1$  and  $V_2$ .




2. Please find  $k$  such that  $V_o=10V$




3. Please find the relationship of  $V_1$  and  $V_2$  such that no power is dissipated in the  $50\Omega$  resistor.




4. Please find  $R_f$  such that the power dissipated in the  $6.8\text{ k}\Omega$  resistor is  $6.8\text{ mW}$ .




5. Please find the gain of the following circuit. [Note:  $Gain = V_o/V_i$ ]




6. Please find  $V_2$  when  $V_1=5V$  and the power dissipated in the  $50\Omega$  resistor equals to the power dissipated in the  $65\Omega$  resistor.




7. For the following feedback amplifier, what are the input ( $R_{in}$ ) and output ( $R_{out}$ ) resistances if the voltage gain of A is 150, the input and output resistances of A are  $50\text{ k}\Omega$  and  $1\text{ k}\Omega$ , respectively.




8. If the OPAMP of the following circuit has supply voltages of  $\pm 5V$ , Please the range of  $V_i$  such that  $V_o$  does not saturate.




9. Please find the equivalent resistance of the following circuit, where  $g_m=1\text{mS}$ .




10. Please find  $V_i$  when the power dissipated by the  $70\text{ k}\Omega$  resistor equals to  $2800\mu\text{W}$ .



11. Please find the power dissipated in the  $5\text{ k}\Omega$  resistor.




12. For the following circuit,  $V_{OUT} = aV_1 + bV_2$ . Please find  $a$  and  $b$ .






# Exercises for Chapter 5


1. Please find the equivalent capacitance (in pF) of the following circuit.




2. Please find the equivalent inductance of the following circuit at 1 MHz.




3. Please find the equivalent inductance of the following circuit at 1 MHz.



4. Please find the equivalent capacitance of the following circuit (in pF).




5. Please find the equivalent capacitance of the following circuit (in fF).




# Exercises for Chapters 6


1. Please find  $v(t)$  of the following circuit and plot  $v(t)$  versus time.




2. Please find  $v(t)$  of the following circuit and plot  $v(t)$  versus time.




3. Please find  $i(t)$  of the following circuit and plot  $i(t)$  versus time.




4. For the following circuit, please find and make plots of  $v(t)$  and voltage at node d.




5. Please find  $v(t)$  of the following circuit and plot  $v(t)$  versus time.




6. Please find  $v(t)$  of the following circuit and plot  $v(t)$  versus time.




7. For the following circuit, please find and "PLOT"  $i(t)$  versus  $t$  for all  $t$ .




8. Please find  $i(t)$  of the following circuit and plot  $i(t)$  versus time.




9. For the following circuit, please find and PLOT  $v(t)$  vs.  $t$  for all  $t$ . (steady state for  $t < 0$ )




10. For the following circuit, please find and PLOT  $v(t)$  versus  $t$  for all  $t$ . (steady state for  $t < 0$ )




11. For the following circuit, please find and PLOT  $v(t)$  vs.  $t$  for all  $t$ . (steady state for  $t < 0$ )




12. Please find the differential equation that can be used to solve  $v(t)$  [no need to solve].



13. Please find  $i(t)$  of the following circuit and plot  $i(t)$  versus time.




14. For the following circuit, please find and make plots of  $v_1(t)$  and  $v_2(t)$ . (steady state for  $t < 0$ )




## Exercises for Chapter 7

1. If the diode in the lower left figure has a characteristic curve as the figure in the lower right ◦
  - (a) Please find the maximum value of  $V_o$ .
  - (b) Please find the maximum instantaneous power dissipated in  $R$ .
  - (c) Please find the average power dissipated in  $R$ .
  - (d) Please find the maximum instantaneous power dissipated in  $D$ .
  - (e) Please find the average power dissipated in  $D$ .




## Exercises for Chapter 8

1. Assume  $i_s(t) = 2\cos(1000t)$  (Ampere) in the following circuit, find  $v(t)$ .




# Exercises for Chapter 9


1. Please find the equivalent impedance of the following circuit.




2. Please find the equivalent admittance of the following circuit.




3. Please find the equivalent impedance of the following circuit at 10MHz.




4. Please find the equivalent impedance of the following circuit at 1 MHz.




5. The following circuit is an active inductor, please find the inductance at 10MHz.



6. Please find the equivalent inductance (in nH) and the equivalent impedance of the following circuit at 1 MHz.




7. Please find the equivalent impedance at 1 GHz for the following circuit.




# Exercises for Chapter 10


1. Please (a) identify the following filter (type and order) (b) find the transfer function  $[H(s)=V_o(s)/V_i(s)]$  and (c) cutoff frequency or frequencies.




2. Please (a) identify the following filter (type and order) and (b) find the transfer function.




3. Please (a) identify the following filter (type and order), (b) find the transfer function  $[H(s)=V_o(s)/V_i(s)]$ , and (c) find the cut-off frequency or frequencies. [Assume:  $R=10k\Omega$  and  $C=10pF$ ]



4. Please (a) identify the following filter (type and order), (b) find the transfer function  $[H(s)=V_o(s)/V_i(s)]$ , and (c) find the cut-off frequency or frequencies. [Assume:  $R_1=R_2=R_3=10k\Omega$  and  $C=10pF$ ]




5. The following circuit is a second-order band-pass filter. Please find the following parameters: (a) center frequency, (b) quality factor, (c) bandwidth, and (d) gain. (Hint: find the transfer function first)




6. Please find the transfer function of the following circuit and sketch the Bode plot (both magnitude and phase versus angular frequency). (Note: Please label properly)






7. For the following circuit, please find the transfer function  $[H(s) = \frac{a_1}{s+b_1} \frac{a_2}{s^2+b_2s+b_3}]$ .




8. Please use the previous circuit to design a third-order butterworth lowpass filter with a cut-off frequency of 1MHz and a DC gain of 1. [Assume  $R_1=R_2=R_3=1\text{k}\Omega$ ]

9. For the following circuit, please find the transfer function  $[H(s) = \frac{a_1}{s+b_1} \frac{a_2}{s^2+b_2s+b_3}]$ .




10. Please use the previous circuit to design a third-order butterworth lowpass filter with a cut-off frequency of 2MHz and a DC gain of 1. [Assume  $R_1=R_2=R_3=1\text{k}\Omega$ ]

11. For the following second-order bandpass filter circuit, please find the transfer function  $[H(s) = \frac{V_o(s)}{V_i(s)} = \frac{a_0s}{s^2+b_0s+b_1}]$ .




12. For the previous circuit, assume  $C_1=C_2=10\text{nF}$ , the bandwidth of the filter is 50kHz and the center frequency is 1MHz. Please find  $R_1$ ,  $R_2$  and  $|H_{\max}|$ .

13. Please find the transfer function  $[H(s) = \frac{v_{out}}{v_{in}} = \frac{A_0}{(1+s/\omega_1)(1+s/\omega_2)}]$  of the following circuit and sketch the Bode plot (both magnitude in dB and phase in degrees versus angular frequency).




# Exercises for Chapter 11


1. For the following amplifier circuit, find the location of the two poles using Miller's theorem assuming the transistor has  $W=100\mu\text{m}$ ,  $L=1\mu\text{m}$ ,  $L_{ov}=0.1\mu\text{m}$  and the transistor is biased in the saturation region at  $100\mu\text{A}$ . [ $V_A=50\text{V}$ ,  $\mu_n C_{ox}=120\mu\text{A}/\text{V}^2$ , the electron mobility is  $400\text{cm}^2/\text{V}\cdot\text{s}$ ]



2. For the following amplifier circuit, Please (a) find the DC operating point of the transistor ( $|I_{DS}|$  &  $|V_{GS}|$ , neglect  $\lambda$  for DC), (b) calculate the small signal parameters ( $g_m$  &  $r_o$ ) and plot the small-signal equivalent circuit, (c) find the small-signal gain ( $v_{OUT}/v_{IN}$ ),  $R_{IN}$ , and  $R_{OUT}$ . [ $\mu_o C_{ox} = 1 \text{ mA}/\text{V}^2$ ,  $\lambda = 0.05 \text{ V}^{-1}$ , and  $V_{tn} = -V_{tp} = 1\text{V}$ ]



3. For the following trans-resistance amplifier circuit, Please  
 (a) (10%) find the DC operating point of the transistor ( $I_{DS}$  &  $V_{GS}$ , neglect  $\lambda$  for DC),  
 (b) (20%) sketch the small signal equivalent circuit,  
 (c) (10%) find the small-signal gain ( $v_{OUT}/i_{IN}$ ),  
 (d) (10%) find the input resistance  $R_{IN}$ ,  
 (e) (10%) find the output resistance  $R_{OUT}$ .  
 [note:  $i_{IN}$  is a small-signal current source,  $\mu_n C_{ox}=120\mu\text{A}/\text{V}^2$ ,  $V_{tn}=0.5\text{V}$ , and  $\lambda_n=0.02\text{V}^{-1}$ ]




4. Please find  
 (a) the DC voltage of  $v_{IN}$  (neglect channel length modulation effect for DC)  
 (b) the small-signal voltage gain of the following circuit ( $v_{out}/v_{in}$ )  
 (c) the output resistance


(d) the minimum supply voltage required for the following circuit such that all transistors operate in the saturation region.

(e) the total power consumption


$$[\mu_n C_{ox}=120\mu A/V^2, \mu_p C_{ox}=50\mu A/V^2, V_{tn}=-V_{tp}=0.7V, \text{ and } \lambda_n=\lambda_p=0.05V^{-1}]$$



5. For the following circuit, Please (a) find the DC operating point of the transistor ( $I_{DS}$  &  $V_{GS}$ ), (b) find the transconductance ( $g_m$ ) and plot the small-signal equivalent circuit, (c) find the small-signal gain ( $v_{OUT}/v_{IN}$ ),  $R_{IN}$ , and  $R_{OUT}$ . [assume  $\lambda = 0$ ]




6. Please find for the following circuit (a) the bias currents  $I_1$ ,  $I_2$ , and  $I_3$  (neglect  $\lambda$  for DC) (b) the small-signal voltage gain ( $v_{out}/v_{in}$ ), and (c) the output resistance. Assume that all transistors operate in the saturation region. [ $\mu_n C_{ox}=120\mu A/V^2$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tn}=-V_{tp}=0.7V$ , and  $\lambda_n=\lambda_p=0.05V^{-1}$ ] (25%)




7. (a) Please find the small-signal transfer function of the following circuit assuming  $C_{gs}$  of the NMOS is 1 pF and  $R=0$ . (b) If  $R$  is not zero, a LHP zero is created. Please find  $R$  such that the pole created by  $C_{gs}$  is cancelled.

$$[\mu_n C_{ox}(W_n/L_n)=12 \text{ mA}/V^2, \mu_p C_{ox}(W_p/L_p)=10 \text{ mA}/V^2, V_{tn}=-V_{tp}=0.7 \text{ V}, I_D=0.3 \text{ mA}, \lambda_n=0.05 \text{ V}^{-1}, \text{ and } \lambda_p=0.04 \text{ V}^{-1}]$$




8. Assume  $\mu_n C_{ox} W/L=1600\mu A/V^2$ ,  $V_T=0.5V$ , and  $\lambda=0.01$  (neglect  $\lambda$  for (a)~(c)) for all transistors in the following circuit. Please find:


- (a) The value of  $R$  such that the output voltage ( $v_{o+}-v_{o-}$ ) has zero DC offset  
 (b) The input common-mode range (ICMR)  
 (c) The small-signal differential gain [Hint: find gain of two differential half circuits]  
 (d) The common-mode rejection ratio (CMRR)



9. Please find the small-signal voltage gain ( $v_{out}/v_{in}$ ) and output resistance ( $R_{out}$ ) for the following circuit. [assume  $W/L=15/1$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tp} = -0.5V$ ,  $\lambda=0.05V^{-1}$  for the PMOS transistor and  $|V_A|=50V$ ,  $\beta=50$  for the NPN transistor]




10. For the following circuit, assume  $\mu_n C_{ox} = 100 \mu A/V^2$  and  $V_t = 0.7 V$  for all NMOS transistors.  
 (a) Find the bias currents for M1, M2, and M3. (Please neglect body effect and channel length modulation effect. All transistors are assumed to be in saturation.)  
 (b) Find the gain of the amplifier, where the gain is defined as  $A_v = (v_{op} - v_{on}) / (v_{ip} - v_{in})$ . (Please neglect body effect and channel length modulation effect. All transistors are assumed to be in saturation.)  
 (c) Will the gain increase, decrease, or stay the same if channel length modulation effect is considered in M3 and M4? (All transistors are assumed to be in saturation.)  
 (d) Will the gain increase, decrease, or stay the same if channel length modulation effect is considered in M1 and M2? (Assume the transistors are biased such that the  $V_{DS}$  of M2 is 2V.)




## Exercises for Chapters 12 & 13


1. For the following circuit, please (a) identify the non-inverting input node ( $V_1$  or  $V_2$ ), (b) gain, (c) ICMR, and (d) the bandwidth of the amplifier. [ $V_{DD}=5V$ ,  $\mu_n C_{ox}=120\mu A/V^2$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tn} = -V_{tp} = 0.7V$ , and  $\lambda=0.02$ . Please assume all transistors are biased correctly in the saturation region.]




2. For the following feedback amplifier, what are the input resistance ( $R_{in}$ ) and output resistance ( $R_{out}$ ) if the voltage gain of A is 500, the input resistance and output resistance of A are 50 k $\Omega$  and 1 k $\Omega$ , respectively?




3. Please find the small-signal transfer function ( $v_{out}(s)/v_{in}(s)$ ) of the lower-left circuit using Miller's method. [assume both transistors are in saturation, neglect capacitance within transistors,  $\mu_n C_{ox}(W_n/L_n)=12\text{mA/V}^2$ ,  $V_{tn}=0.7\text{V}$ ,  $\lambda_p=0.05\text{V}^{-1}$ ]



4. An amplifier has a low-frequency gain of 80 dB and three poles at 1 kHz, 1 MHz, and 100 MHz, respectively. (a) Please plot the Bode plot of the amplifier (both gain and phase) (b) find the phase margin of the amplifier (c) find  $\beta$  such that the closed-loop amplifier has a phase margin of 45°.
5. For the following circuit, please (a) identify the non-inverting input node for the following circuit ( $V_1$  or  $V_2$ ), (b) find the gain of the two-stage OP Amp, (c) find the input common mode range of the amplifier, (d) the dominant pole of the amplifier. [Please write your answers of (b), (c), and (d) in terms of  $C_C$ ,  $V_{DD}$ ,  $V_{ovx}$ ,  $g_{mx}$ ,  $r_{ox}$ ,  $V_{tn}$ , and  $V_{tp}$ , where x is the transistor number. Please assume all transistors are biased correctly in the saturation region.]



6.




Assume:  $\mu_n C_{ox} = 100 \mu A/V^2$ ,  $\mu_p C_{ox} = 50 \mu A/V^2$ ,  $V_{tn} = -V_{tp} = 0.7V$ ,  $|V_A| = 50V$ ,  $V_{DD} = 3.3V$ ,  $I_{10} = 0.5I_9 = 0.25I_8 = 0.125I_7 = 200 \mu A$ ,  $W_1/L_1 = W_2/L_2 = 100$ ,  $W_3/L_3 = W_4/L_4 = 50$ ,  $W_5/L_5 = 100$ ,  $W_6/L_6 = 225$ , and  $R_L = R_5 = 1k\Omega$ .

- Find the non-inverting input terminal of this three-stage amplifier. ( $v_1$  or  $v_2$ )
- Find the  $W/L$  ratios for  $Q_7 \sim Q_{10}$  while neglecting channel length modulation effect for DC calculations and assuming  $Q_{10} \sim Q_{12}$  have the same dimensions.
- Find the differential-mode output resistance of the 1<sup>st</sup> stage ( $R_{o1}$ ).
- Find the differential-mode gain of the 1<sup>st</sup> stage  $|v_3/v_{id}|$ , where  $v_{id} = (v_2 - v_1)$ .
- Find the common-mode gain of the 1<sup>st</sup> stage  $|v_3/v_{cm}|$ , where  $v_{cm} = (v_2 + v_1)/2$ .
- Find the ICMR of the 1<sup>st</sup> stage of the amplifier.
- What topology is the 2<sup>nd</sup> stage of this amplifier? (CS, CG, CD.....)
- Find the gain ( $v_4/v_3$ ), input resistance ( $R_{i2}$ ), and output resistance ( $R_{o2}$ ) of the 2<sup>nd</sup> stage.
- What topology is the 3<sup>rd</sup> stage of this amplifier? (CS, CG, CD.....)
- Find the gain ( $v_o/v_4$ ), input resistance ( $R_{i3}$ ), and output resistance ( $R_{o3}$ ) of the 3<sup>rd</sup> stage.


7. For the following circuit, please

- identify the non-inverting input node for the following circuit ( $v_1$  or  $v_2$ ),
- find the equivalent resistance  $R_{eq}$  of  $M_3$  and  $M_4$  combined (neglect  $\lambda$  for DC calculations),

- (c) sketch the differential-mode small-signal equivalent circuit assuming M8 as  $r_{o8}$ , M9 as  $r_{o9}$ , M3 and M4 as a single resistor  $R_{eq}$ ,  
 (d) find the differential-mode gain of the amplifier,  
 (e) find the differential-mode output resistance of the amplifier,  
 (f) find the input common mode range of the amplifier.  
 [ $\mu_n C_{ox}=120\mu A/V^2$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tn}= -V_{tp}=0.7V$ , and  $\lambda=0.02$ . Please assume all transistors are biased correctly in the saturation region and  $W/L$  is 100 for all transistors.]



8.




Assume:  $\mu_n C_{ox}=100\mu A/V^2$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tn}= -V_{tp}=0.7V$ ,  $|V_A|=50V$ ,  $V_{DD}=3.3V$ ,  $I_{11}=0.5I_{10}=0.5I_9=0.25I_8=0.125I_7=100\mu A$ ,  $W_1/L_1=W_2/L_2=100$ ,  $W_3/L_3=W_4/L_4=50$ ,  $W_5/L_5=100$ ,  $W_6/L_6=225$ , and  $R_L= R_S=10k\Omega$ .

- (a) Find the non-inverting input terminal of this three-stage amplifier. ( $v_1$  or  $v_2$ )  
 (b) Find the  $W/L$  ratios for  $Q_7 \sim Q_{11}$  while neglecting channel length modulation effect for DC calculations and assuming  $Q_{11} \sim Q_{13}$  have the same dimensions.  
 (c) Find the output resistance of the 1<sup>st</sup> stage ( $R_{01}$ ).  
 (d) Find the gain of the 1<sup>st</sup> stage  $|v_3/(v_2-v_1)|$ .  
 (e) Find the ICMR of the 1<sup>st</sup> stage of the amplifier.




- 9.




- identify the non-inverting input node for the following circuit ( $V_1$  or  $V_2$ ),
- find  $V_{BN1}$  and  $V_{BP1}$  such that  $I_3=200\mu A$  and  $I_4=I_5=250\mu A$
- find the input common mode range of the amplifier,
- find  $V_{BP2}$  and  $V_{BN2}$  such that the output voltage range can be maximized, and
- plot the Bode plot (both gain and phase).

[ $V_{DD}=+5V$ ,  $V_{SS}=-5V$ ,  $\mu_n C_{ox}=100\mu A/V^2$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tn}=-V_{tp}=0.5V$ , and  $\lambda=0.05$ . Please assume all transistors are biased correctly in the saturation region and all have ratios of 16/1.]



11. Assume  $\mu_n C_{ox} = 120 \mu\text{A}/\text{V}^2$ ,  $\mu_p C_{ox} = 50 \mu\text{A}/\text{V}^2$ ,  $V_{tn} = -V_{tp} = 0.7 \text{ V}$ ,  $\lambda_n = \lambda_p = 0.05 \text{ V}^{-1}$ , and a supply voltage of 5 V. The transistor sizes ( $W/L$ ) are all  $10 \mu\text{m}/1 \mu\text{m}$ , and the quiescent current is  $40 \mu\text{A}$  for the following CMOS operational amplifier (OPA).




- What is the non-inverting input of the OPA? ( $v_1$  or  $v_2$ )
- What is the bias voltage  $V_G$ ? (Please neglect channel length modulation effect.)
- What is the input resistance of the OPA?
- What is the output resistance of the OPA?
- What is the small-signal gain of the OPA ( $v_o/|v_1 - v_2|$ )?
- What is the slew rate if the OPA has a load capacitance of  $10 \text{ pF}$  at  $v_o$ ?
- What is the maximum input common-mode voltage ( $V_{CM\max}$ ) of the OPA?
- What is the minimum input common-mode voltage ( $V_{CM\min}$ ) of the OPA?
- What is the unity gain bandwidth of the OPA if the load capacitance is  $10 \text{ pF}$  at  $v_o$ ?
- What is the total power dissipation of the OPA when the output voltage ( $v_o$ ) is  $2.5 \text{ V}$  and the load is a  $10 \text{ pF}$  capacitance.


12. For the following amplifier:

- Find the slew rate of the amplifier.
- Find the output resistances  $R_{op}$ ,  $R_{on}$ , and  $R_{out}$ .
- Find the small-signal voltage gain ( $v_{out}/(v_{ip} - v_{in})$ )

[Please ignore channel length modulation effect when calculating bias currents, assume all transistors are biased correctly in the saturation region, and assume  $\mu_n C_{ox}=100\mu A/V^2$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tn}=-V_{tp}=0.5V$ , and  $\lambda=0.05V^{-1}$ ]



13. Please find the unity-gain bandwidth for the following amplifier. [ $\mu_n C_{ox}=100\mu A/V^2$ ,  $\mu_p C_{ox}=50\mu A/V^2$ ,  $V_{tn}=-V_{tp}=0.5V$ , and  $\lambda=0.05V^{-1}$ . Please assume all transistors are biased correctly in the saturation region and all have ratios of 10/1.]



14. For the lower-left source-degenerated differential amplifier, all transistors have W/L of 100/1,  $\mu_n C_{ox} = 120 \mu A/V^2$ ,  $V_{tn} = 0.7 V$ , and  $\lambda_n = 0.04 V^{-1}$ . Please find
- the equivalent resistance  $R_{eq}$  of M3 and M4 in parallel (hint: M3&M4 are in the triode region),
  - the differential small-signal gain ( $A_d = v_{od}/v_{id}$ ) if M1&M2 are in the saturation region,
  - the power dissipation  $P_{diss}$  if the amplifier has a supply voltage of 5V,
  - the input common-mode range (ICMR).
- (Hint: the lower-right circuit is the equivalent circuit of the lower-left one)

