

## con [cache\_count] [block\_size] [policy\_num]

Configure System Parameters

- Set Global Configurational Parameters
- Develop Cache List Containing [cache\_count] Empty Caches as Doubly-Linked List
- Usually the First Instruction

*Parameters*

1. **[cache\_count]** Number of Cache Layers in this System (Must be At Least 1)
2. **[block\_size]** Number of Bytes that Each DataBlock can hold
3. **[policy\_num]** Policy Number this System should Implement (Must be Either 0=[Write-Back&Write-Allocate] or 1=[Write-Thru&Non-Write-Allocate])

*Requirements*

- Must be called ONLY Once.

## scd [cache\_level] [total\_size] [set\_assoc]

Set Cache Dimensions

- Set Cache Size and Set Associativity
- Calculate the Corrrct Dimensions for Cache and Field Partitions for Address

*Parameters*

1. **[cache\_level]** The level(index) of cache with lowest being 1
2. **[total\_size]** Total Number of Bytes this Cache needs to Store
3. **[set\_assoc]** Number of DataBlock for a Each Given Index

*Requirements*

- Must be called BEFORE **inc**
- Must be called AFTER **con**

## scl [cache\_level] [latency]

Set Cache Latency

- Set Cache Latency

*Parameters*

1. **[cache\_level]** The level(index) of cache with lowest being 1
2. **[latency]** Number of Clock Cycles to Complete Read for this Cache

*Requirements*

- Must be called BEFORE **inc**
- Must be called AFTER **con**

## sml [latency]

Set Memory Latency

- Set Memory Latency
- Mark Memory Latency as Ready
- Warning: This Function does NOT Set Memory Latency in Cache Array

*Parameters*

1. **[latency]** Number of Clock Cycles to Complete Read from Memory

*Requirements*

- Must be called BEFORE **inc**

## inc [cache\_level]

Initialize Cache

- Initialize Cache
- Perform Bound Checks for Cache Level

*Parameters*

1. **[cache\_level]** The level(index) of cache with lowest being 1

*Requirements*

- Must be called AFTER **con**
- Must be called AFTER **sml**

## tre [address] [arrive\_time]

Task Read

- Task Read Address at Time

*Parameters*

1. **[address]** Raw 32-bit Address to be Read
2. **[arrive\_time]** Clock Cycle at when This Specific Task is Scheduled

*No Requirements*

## twr [address] [arrive\_time]

## Task Write

- Task Write Address at Time

### Parameters

1. **[address]** Raw 32-bit Address to be Written
2. **[arrive\_time]** Clock Cycle at when This Specific Task is Schedule

### No Requirements

## pcr [cache\_level] [arrive\_time]

- Print Cache Hit/Miss Counts and Rates to Report File at Time
- Perform Bound Checks for Cache Level

### Parameters

1. **[cache\_level]** The level(index) of cache with lowest being 1

### No Requirements

## pci [cache\_level] [arrive\_time]

### Print Cache Image

- Print the Content of Cache to Report File at Time
- Perform Bound Checks for Cache Level

### Parameters

1. **[cache\_level]** The level(index) of cache with lowest being 1

### No Requirements

## ins

- Initialize System
- Run All Tasks in Queue (Read, Write, Print)

### No Parameters

### Requirements

- Must be called AFTER **inc**
- All **tre**, **twr**, **pcr**, and **pci** need to be schedule BEFORE
- All **tre**, **twr**, **pcr**, and **pci** called AFTER are ignored

## hat

## Halt Program

- Wait Tasks Queue to be Cleared, then Exit
- Usually the Last Instruction

## *No Parameters*

## *Requirements*

- **Any instructions** called AFTER are ignored