

Project 2 - Test Case

Parameters:

Set associativity: L1: 4, L2:8

Latency: L1: 1, L2:50, Memory:100

Address is written as this format:

(tag) (L2-L1 index) (L1 index) (offset)

Translate it into binary code by your preferred setting.

Cache Warmup (cycle doesn't matter)

r (001)₁₀(00)₁₀(00)₁₀(x)₁₀ 1

r (002)₁₀(00)₁₀(00)₁₀ (x)₁₀ 2

r (003)₁₀(00)₁₀(00)₁₀ (x)₁₀ 3

r (004)₁₀(00)₁₀(00)₁₀ (x)₁₀ 4

r (005)₁₀(00)₁₀(00)₁₀ (x)₁₀ 5

r (006)₁₀(00)₁₀(00)₁₀ (x)₁₀ 6

r (007)₁₀(00)₁₀(00)₁₀ (x)₁₀ 7

r (008)₁₀(00)₁₀(00)₁₀ (x)₁₀ 8

r (001)₁₀(00)₁₀(01)₁₀ (x)₁₀ 9

r (002)₁₀(00)₁₀(01)₁₀ (x)₁₀ 10

r (003)₁₀(00)₁₀(01)₁₀ (x)₁₀ 11
r (004)₁₀(00)₁₀(01)₁₀ (x)₁₀ 12
r (005)₁₀(00)₁₀(01)₁₀ (x)₁₀ 13
r (006)₁₀(00)₁₀(01)₁₀ (x)₁₀ 14
r (007)₁₀(00)₁₀(01)₁₀ (x)₁₀ 15
r (008)₁₀(00)₁₀(01)₁₀ (x)₁₀ 16
r (001)₁₀(01)₁₀(00)₁₀(x)₁₀ 17
r (002)₁₀(01)₁₀(00)₁₀ (x)₁₀ 18
r (003)₁₀(01)₁₀(00)₁₀ (x)₁₀ 19
r (004)₁₀(01)₁₀(00)₁₀ (x)₁₀ 20
r (005)₁₀(01)₁₀(00)₁₀ (x)₁₀ 21
r (006)₁₀(01)₁₀(00)₁₀ (x)₁₀ 22
r (007)₁₀(01)₁₀(00)₁₀ (x)₁₀ 23
r (008)₁₀(01)₁₀(00)₁₀ (x)₁₀ 24
r (001)₁₀(01)₁₀(01)₁₀ (x)₁₀ 25
r (002)₁₀(01)₁₀(01)₁₀ (x)₁₀ 26
r (003)₁₀(01)₁₀(01)₁₀ (x)₁₀ 27
r (004)₁₀(01)₁₀(01)₁₀ (x)₁₀ 28
r (005)₁₀(01)₁₀(01)₁₀ (x)₁₀ 29
r (006)₁₀(01)₁₀(01)₁₀ (x)₁₀ 30
r (007)₁₀(01)₁₀(01)₁₀ (x)₁₀ 31
r (008)₁₀(01)₁₀(01)₁₀ (x)₁₀ 32

L1: (5~8) (01)₁₀ (1~2)₁₀, L2: (1~8) (1~2)₁₀ (1~2)₁₀

Case 1: Read Test - L1 Miss

Shuffle LRU

r (007)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10000

r (005)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10003

r (008)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10005

r (006)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10007

Random Read test

r (003)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10009 Miss

r (001)₁₀(00)₁₀ (01)₁₀(x)₁₀ 10011 Miss

r (008)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11000 Hit

r (005)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11003 Miss

r (004)₁₀(00)₁₀ (01)₁₀(x)₁₀ 11005. Miss

r (006)₁₀(01)₁₀ (01)₁₀(x)₁₀ 12000 Miss

Case 2: Read Test - L2 Miss (be careful about cycle)

Shuffle LRU

r (007)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10000

r (005)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10003

r (008)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10005

r (006)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10007

Random Test

r (003)₁₀(02)₁₀ (01)₁₀(x)₁₀ 10100

Miss in L2

r (008)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10105

Hit

r (010)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11000

Miss in L2

r (010)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11000

Hit

r (011)₁₀(00)₁₀ (01)₁₀(x)₁₀ 11001.

Miss in L2

r (010)₁₀(02)₁₀ (01)₁₀(x)₁₀ 11003.

Miss in L2

r (004)₁₀(00)₁₀ (01)₁₀(x)₁₀ 12000

Miss in L1

r (011)₁₀(00)₁₀ (01)₁₀(x)₁₀ 12001

Miss in L1

r (004)₁₀(00)₁₀ (01)₁₀(x)₁₀ 12003

Hit

Case 3: Write Test, L1 Miss, L2 Hit

Write Hit

w (007)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10000

r (005)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10003

w (008)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10005

r (006)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10007

Write Miss in L1 but Hit in L2

w (007)₁₀(00)₁₀ (01)₁₀(x)₁₀ 10100.

Miss in L1

eviction (007)₁₀(01)₁₀ (01)₁₀(x)₁₀

r (004)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10103. Miss in L1

w (007)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11000. Miss in L1

eviction (008)₁₀(01)₁₀ (01)₁₀(x)₁₀

r (001)₁₀(00)₁₀ (01)₁₀(x)₁₀ 11003 Miss in L1

w (007)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11005. Hit

r (005)₁₀(01)₁₀ (01)₁₀(x)₁₀ 12003 Miss in L1

eviction (007)₁₀(00)₁₀ (01)₁₀(x)₁₀

w (002)₁₀(00)₁₀ (01)₁₀(x)₁₀ 12005. Miss in L1

r (007)₁₀(01)₁₀ (01)₁₀(x)₁₀ 12007. Hit

Case 4: Write Test, L1 Miss, L2 Miss

Write Hit

w (007)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10000

r (005)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10003

w (008)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10005

r (006)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10007

Write Miss in L1 and L2

w (010)₁₀(01)₁₀ (01)₁₀(x)₁₀ 10100. Miss in L2

eviction (007)₁₀(01)₁₀ (01)₁₀(x)₁₀

r (005)₁₀(02)₁₀ (01)₁₀(x)₁₀ 10103. Miss in L2

w (009)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11000. Miss in L2

eviction (008)₁₀(01)₁₀ (01)₁₀(x)₁₀

r (005)₁₀(02)₁₀ (01)₁₀(x)₁₀ 11003 Hit

r (010)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11005. Hit

r (001)₁₀(01)₁₀ (01)₁₀(x)₁₀ 11007. Miss in L2

w (010)₁₀(01)₁₀ (01)₁₀(x)₁₀ 12003. Hit

w (010)₁₀(02)₁₀ (01)₁₀(x)₁₀ 12005. Miss in L2

eviction (009)₁₀(01)₁₀ (01)₁₀(x)₁₀

w (009)₁₀(01)₁₀ (01)₁₀(x)₁₀ 12007. Miss in L1

r (010)₁₀(02)₁₀ (01)₁₀(x)₁₀ 13003. Hit