Lab 2

Verilog Basics & Simulation (2/2)

助教:張瀚銓、江衍廷

Outline


- 課程目的
- 設計驗證概念
- 波形觀測
- 自動結果比對
- 作業

課程目的

• 同學在lab1對硬體設計及Verilog建模、模擬已經有基本的瞭解。本週將進一步練習Verilog模擬與設計驗證方法

基本驗證方法: Equivalence Checking (EC)

- 簡單來說,EC即是確認你的設計是否與golden model有相同的結果;其中 golden model可以是設計者本身或是可執行之規格,或以更高階抽象的(不 容易出錯)方式完成的設計
- 測試資料產生更是一門學問,幸好本次實驗的輸入數不大, exhaustive test 尚可實現




Outline

• 波形觀測

波形觀測

• 將數值以時序圖的方式呈現,方便設計者以「料想」(即設計者為golden model)方式檢查結果



4-bit adder

產生波形檔

透過指令產生波形檔


```
module testbench add2;
reg [3:0] a, b;
wire [3:0] sum;
wire ov;
reg clk;
reg rst;
always #1 clk = ~clk;
always #1 rst = ~rst;
add2 DUT(a, b, sum, ov);
initial
begin
    clk \le 0;
    rst <= 0;
    a \le 0;
    b \le 0;
    $dumpfile("add2.vcd");
    $dumpvars;
end
```

波形觀測工具 GTKWave (1/2)

- 1. 編譯完成後輸入指令,查看產生的波形檔:
 - > gtkwave add2.vcd


C:\Users\Chris\Desktop\DD2_final>gtkwave add2.vcd GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

- 2. 點擊SST區域中testbench_add2
- 3. 選取變數並且點擊Insert
- 4. 在Signals區域選取變數, 點擊右鍵並選擇Data Format的Decimal
- ※為了方便同學觀察,可以以十進位觀看波形圖




波形觀測工具 GTKWave (2/2)

5. 點擊Zoom Fit



6. 看到生成的波形圖,同學可以確認設計是否正確



Outline

• 自動結果比對

Example (1/3)

我們使用2-operand adder作為我們要驗證的design 我們故意設計ov永遠等於0,這樣當有overflow發生時,testbench就會報錯

```
module add2(a, b, sum, ov);
  input [3:0] a, b;
  output [3:0] sum;
  output ov;

assign sum = a + b;
  assign ov = 1'b0;

endmodule
```

Example (2/3)

在testbench利用high-level描述產生正確結果,並與add2的結果比對

```
{correct ov, correct sum} = a + b;
if({ov, sum} == {correct ov, correct sum}) begin
   $display ("Test %d ", test num);
   $display ("OK!");
   display ("%d + %d = ?", a, b);
   $display ("your answer: ov = %d, sum = %d", ov, sum);
   $display ("correct answer: ov = %d, sum = %d", ov, sum);
   $display ("\n");
end
else begin
   $display ("Test %d ", test num);
   $display ("/////////////;);
   $display ("//////Fail!//////");
   $display ("////////////;);
   display ("%d + %d = ?", a, b);
   $display ("your answer: ov = %d, sum = %d", ov, sum);
   $display ("correct answer: ov = %d, sum = %d", correct ov, correct sum);
   $display ("\n");
end
```


Example (3/3)

• 編譯結果

```
your answer: ov = 0, sum = 3 correct answer: ov = 1, sum = 3
your answer: ov = 0, sum = 4
correct answer: ov = 1, sum = 4
Test 96
0 + 6 = ?
your answer: ov = 0, sum = 6
correct answer: ov = 0, sum = 6
Test 97
 1 + 6 = ?
your answer: ov = 0, sum = 7
correct answer: ov = 0, sum = 7
Test 98
2 + 6 = ?
your answer: ov = 0, sum = 8
correct answer: ov = 0, sum = 8
```

作業

- 題目: 參考lab 1,完成4-oprand adder 自動結果比對,請同學參考Example將輸入從零到十五所有組合當作輸入的pattern,並列印出有問題之test pattern
- demo時,助教會拿有問題的4-oprand adder,同學拿你們的testbench來驗證這個adder
- 助教會隨機指定要看輸入資料波型,請同學打開gtkwave的波型圖





課程評分

• Demo 時間、梯次、地點依E-Course公布為準

- 評分方式
 - 1. 成功執行範例 40%
 - 2. 完成Lab作業 40%
 - 3. 課堂練習 20%