# 計算機組織 Lab3

2018/11/14

助教:林子淵

# Outline

- ■實驗目的
- ■實驗工具
- ■實驗介紹
- ■範例教學
- ■課堂練習
- ■作業説明
- ■参考資料

# 實驗目的

■使用Verilog實作RISC Processor-瞭解各指令在RISC運作方式

# 實驗工具

- ■iVerilog
- Gtkwave

# 實驗介紹-規劃各級硬體


- ■RISC架構下的指令,Data path可拆解成five stage完成,並於pipeline中執行
- ■每個stage完成的動作,可視為一組micro-operation,各有其對應的micro-architecture



■Five stage: IF(instruction fetch) \ ID(instruction decode) \ EX(execution) \ MEM(memory access)WB(write back)

### RISC Processor in Pipeline Design

- Pipeline
  - ■將每道指令切成多個stage
  - 在同個clock cycle,讓多道指令於不同stage中執行




### RISC Processor in Pipeline Design


#### ■Pipeline設計

- ▶設計「管線間暫存器」,保存指令於不同stage執行之值
- ▶基本RISC pipeline架構下,管線間暫存器有四個:
- 1. IF/ID
- 2. ID/EX
- 3. EX/MEM
- 4. MEM/WB
- ▶ 各stage之I/O相關性:管線執行過程中,會將訊號於管線暫存器中逐級傳送,故上一級之output,通常為下一級的input
- ▶定義好各stage之input及output,即完成初步pipeline硬體架構規劃

# Pipeline Structure




# RISC Processor Module in verilog RTL



## Pipieline Design

add rs,rs,rt
>reg(rd) = reg(rs) + reg(rt)

Description:	Adds two registers and stores the result in a register
Operation:	$d = s + t$ ; advance_pc (4);
Syntax:	add \$d, \$s, \$t
Encoding:	0000 00ss ssst tttt dddd d000 0010 0000



## Modularization (EX. add)

```
D/X
                                                                                                           X/M
                                                                                                                                               M/W
                                     module INSTRUCTION DECODE
                                                                           module EXECUTION
                                                                                                                 module MEMORY(
module INSTRUCTION_FETCH(
                                                                                                                    clk
    clk,
                                          clk
                                                                               clk
                                          rst.
                                                                               rst.
                                                                                                                     rst.
    rst,
                                          PC.
                                                                                                                    ALUout,
                                                                               Α,
    PC.
                                                                                                                    XM_RD
                                         MW RD
    IR
                                                                               DX_RD
                                         MW_ALUout
                                                                                                                    MW_ALUout
                                                                               ALUout.
                                                                                                                    MW_RD
                                          A, B, RD
                                                                               XM_RD
input clk, rst;
                                                                                                                input clk, rst;
                                     input clk, rst;
                                                                           input clk, rst;
                                                                                                                input [31:0] ALUout;
output reg [31:0] PC, IR;
                                     input [31:0] IR, PC, MW_ALUout;
                                                                           input [31:0] A, B;
                                                                                                                input [4:0] XM_RD;
                                                                           input [4:0] DX_RD;
                                     input [4:0] MW_RD;
reg [31:0] instr [127:0];
                                                                                                                output reg [31:0]
                                                                                                                                     MW ALUout:
                                     output reg [31:0] A, B;
                                                                           output reg [31:0]ALUout;
                                                                                                                output reg [4:0]
                                                                                                                                     MW_RD
always @(posedge clk)
                                     output reg [4:0] RD;
                                                                           output reg [4:0] XM RD;
                                                                                                                 // data memory
                                                                           always @(posedge clk)
   if(rst)begin
                                                                                                                reg [31:0] Mem [0:127];
        PC = 32'd0;
                                     reg [31:0] REG [0:31];
                                                                               ALUout \Leftarrow A + B;
XM_RD \Leftarrow DX_RD;
                                                                                                                always @(posedge clk)
        IR <= 32'd0;
                                      always @(posedge clk)

REG[MW_RD] <= MW_ALUout;
   end else begin
        PC - PC+4:
                                                                                                                    MW ALUout
                                                                                                                                     <= ALUout:
        IR <= instr[PC[10:2]];
                                                                           endmodule
                                                                                                                    MW RD
                                                                                                                                      XM_RD;
                                      always @(posedge clk)
                                                                                                                endmodule
                                          A
                                                  <=REG[IR[25:21]];</pre>
endmodule
                                         В
                                                  <=REG[IR[20:16]];</pre>
                                          RD
                                                  <=IR[15:11];
                                     endmodule
```

#### CPU.v

```
'timescale lns/lps
 'include "INSTRUCTION FETCH.v"
 'include "INSTRUCTION DECODE.v"
 'include "EXECUTION.v"
'include "MEMORY.v"
module CPU(
   clk,
   rst
-);
input clk, rst;
/*-----*/
// INSTRUCTION FETCH wires
                     宣告各Stage之前傳值所需要的連接線
wire [31:0] FD PC, FD IR;
// INSTRUCTION DECODE wires
wire [31:0] A, B;
wire [4:0] DX RD;
wire [2:0] ALUctr;
// EXECUTION wires
wire [31:0] XM ALUout;
wire [4:0] XM_RD;
// DATA MEMORY wires
wire [31:0] MW_ALUout;
wire [4:0] MW RD;
INSTRUCTION FETCH IF (
   .clk(clk),
   .rst(rst),
   .PC(FD_PC),
   .IR(FD_IR)
```

```
INSTRUCTION DECODE ID(
    .clk(clk),
    .rst(rst),
    . PC (FD_PC) ,
    .IR (FD IR),
    .MW RD (MW RD) ,
    .MW_ALUout (MW_ALUout) ,
    .A(A),
    .B(B),
    .RD (DX_RD) ,
    .ALUctr (ALUctr)
                             EXECUTION
■EXECUTION EXE(
    .clk(clk),
    .rst(rst),
    .A(A),
    .B(B),
    .DX_RD(DX_RD),
    .ALUctr (ALUctr) ,
    .ALUout (XM ALUout) ,
    .XM_RD(XM_RD)
                             DATA_MEMORY =====*/
MEMORY MEM (
    .clk(clk),
    .rst(rst),
    .ALUout (XM ALUout) ,
    .XM_RD(XM_RD),
    .MW_ALUout (MW_ALUout) ,
    .MW_RD(MW_RD)
endmodule
```

### Testbench.v

```
define CYCLE TIME 20
define INSTRUCTION NUMBERS 20
'timescale ins/ips
'include "CPU.v"
module testbench;
reg Clk, Rst;
reg [51:0] cycles, i;
// Instruction DM initialilation
initial
                                                                     輸入code的機械碼
begin
       cpu.IF.instruction[ 1] = 32"
                                                                    0000: //NOP(add $0, $0,
       cpu.IF.instruction[ 2] = 32'b00
                                                                  00000: //NOP(add $0, $0, $0
       cpu.IF.instruction[ 3] = 32'b
                                                                       : //NOP(add $0, $0, $0
       cpu.IF.PC = 0;
                                                                    介插入NOP處理Hazard問題
// Data Memory & Register Files initialilation
initial
   cpu.MEM.DM[3] = 32'd9;
   cpu.MEM.DM[1] = 32'd3;
                                                  Initialilation data memory
   for (i=2; i<128; i=i+1) cpu.MEM.DM[i] = 32'80;
   cpu.ID.REG[0] = 32'd0:
   cpu.ID.REG[1] = 32'd1;
   cpu.ID.REG[2] = 32 d2;
                                                  Initialilation register file
   for (i=3: i<32: i=i+1) cpu.ID.REG[i] = 32'b0;
                                                        Lab1程式一個輸入請放在DM[0]
//clock cycle time is 20ns, inverse Clk value per 10ns
                                                        中,兩個結果放在DM[1]、DM[2]
initial Clk = 1'bl;
always #("CYCLE TIME/2) Clk = ~Clk;
```

因為這個CPU沒有做任何 處理Hazard的硬體,故只 能透過插入NOP指令或是 調整指令順序的方式節省 cycle數。

什麼時候插NOP? EX. add \$3, \$1, \$2 add \$5, \$3, \$4 第一行的\$1+\$2還未寫回\$3, 故下一行的\$3內並非預期的值, 故插入3個NOP等待

### Testbench.v

```
//Rst signal
initial begin
  cycles = 32 b0;
  Rst = 1'b1;
  #12 Rst = 1'b0;
end
CPU cpu (
  .clk(Clk),
  .rst (Rst)
//display all Register value and Data memory content
always @ (posedge Clk) begin
  cycles <= cycles + 1;
  // Finish when excute the 24-th instruction (End label).
  if (cycles = 'INSTRUCTION NUMBERS) $finish;
  $display("PC: %d cycles: %d", cpu.FD PC>>2 , cycles);
  秀出所有register及Data memory內容
end
/generate wave file, it can use gtkwave to display
initial begin
  $dumpfile("cpu hw.vcd");
                               產生波型檔
  $dumpvars;
```

## 計算程式耗費Cycle數

#### 目前執行cycle數

```
PC:
0 cycles:
1 cvcles:
2 cycles:
```

#### ※ 執行 Testbench輸出結果

# 範例教學

■ 編譯RISC CPU檔案




■ 執行後,產生波形檔(cpu\_hw.vcd)

# Gtkwave教學

■ 執行Gtkwave,顯示波形檔



## Gtkwave教學



## 課堂練習

- ■修改課程壓縮檔內之 "testbench.v" 檔 ,使用已定義的加法功能,在 "Instruction DM initialization"程式段中,加入適當指令,作連續加法後,使得\$4=9
  - ▶初始化時,需給定暫存器初值: \$0=0、\$1=1、\$2=2
- ■向助教Demo結果
- ■佔Lab3成績30%

```
initial
begin
        cpu.IF.instruction[ 0] = 32'b000000 00001 00010 00011 00000 100000; //add $3, $1, $2
        cpu.IF.instruction[ 1] = 32'b000000 00000 00000 00000 100000; //NOP(add $0, $0, $0
        cpu.IF.instruction[2] = 32'b000000 00000 00000 00000 100000; //NOP(add $0, $0, $0)
        cpu.IF.instruction[3] = 32'b000000 00000 00000 00000 100000; //NOP(add $0, $0, $0)
        cpu.IF.PC = 0;
end
begin
    cpu.MEM.DM[0] = 32'd9;
    cpu.MEM.DM[1] = 32'd3;
    for (i=2; i<128; i=i+1) cpu.MEM.DM[i] = 32'b0;
    cpu.ID.REG[0] = 32'd0;
    cpu.ID.REG[1] = 32'd1;
   cpu.ID.REG[2] = 32'd2;
    \text{tor} (1=3; 1<32; 1=1+1) \text{ cpu.ID.REG[i]} = 32'b0;
```

#### 作業說明

- 1. 新增RISC指令(30%)
  - > R-type: add, sub, and, or, slt
  - ▶I-type: lw,sw, beq
  - ▶ J-type : j
- 2. 修 改 "testbench.v", 使其能執行Lab1的程式(30%)
  - ▶從MEM讀出(lw)一個給定的輸入值做運算,並將得出的兩個結果存回(sw)MEM。
- 3. 比較第2部分執行cycle數(10%)
  - ▶第1名10分、2~5名6分、6~10名4分、11~15名2分、以下0分
- 4. 將六個 ".v" 檔壓縮後,上傳至E-course,壓縮檔使用 "學號\_姓名"命名
- 5. Deadline:11/21 23:59

# 參考資料

- MIPSInstruction Reference
  - <a href="http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html">http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html</a>