



GateMate™ FPGA

Physical Layer Block Diagram







Vinh Hai Luong, B.Sc.
Research&Development
Cologne Chip AG




Top level module




MAC layer



MAC Rx Side



MAC Tx Side



Testbenches



Contact

Luong Vinh Hai, B.Sc.

Cologne Chip AG

Eintrachtstr. 113

50668 Köln

