


PCIE mini Backplane




H1 H2 H3 H4 H5 H6

Chili.CHIPS*ba

Sheet: /
File: `openpcie-backplane.kicad_sch`


Title:

Size: A4	Date: 2025-10-21
KiCad E.D.A. 9.0.5	Rev: r1B1
Id: 1/5	




1 2 3 4 5 6

RC4



EP4

**PCIEx1 pinout**

Pin	Side B	Side A	Description
1	+12 V		Must connect to farthest PRSNT2# pin
2	+12 V	+12 V	Main power pins
3	+12 V	+12 V	
4	Ground	Ground	
5	TCK		
6	TDO		
7	Ground	SMBus and JTAG port pins	
8	+3.3 V		
9		+3.3 V	
10	+3.3 V aux	+3.3 V	Aux power & Standby power
11	PERST# [25]		Link reactivation, fundamental reset
Key notch			
12	CLKREQ#(2n)	Ground	Clock Request Signal
13	Ground	REFCLK+	Reference clock differential pair
14	HSOp(0)	REFCLK-	Lane 0 transmit data, + and -
15	Ground	HSIn(0)	Lane 0 receive data, + and -
16		HSOp(0)	
17		HSIn(0)	
18	Ground	Ground	

PCI Express x1 cards end at pin 18

Legend	
Ground pin	Zero volt reference
Power pin	Supplies power to the PCIe card
Card-to-host pin	Signal from the card to the motherboard
Host-to-card pin	Signal from the motherboard to the card
Open drain	May be pulled low or sensed by multiple cards
Sense pin	Tied together on card
Reserved	Not presently used, do not connect

R and Connector must be placed right next to the trace to eliminate the stub.

Chili.CHIPS*baSheet: /Direct 4-lane PCIe/
File: direct_PCIE.kicad_sch**Title:**Size: A4 | Date: 2025-10-21
KiCad E.D.A. 9.0.5Rev: r1B1
Id: 3/5

1 2 3 4 5 6

