




# --- openPCIE backplane ---



**4-lane "Direct" island**  
**RC4 => EP4**

**RC4**

4-lane RC connector with mechanical option:  
 - M.2 (PCIE)

4 lanes

**EP4**

4-lane EP connector with mechanical option:  
 - Slot

**1-lane "Switched" island**  
**RC1=>SW=>SW\_EP0/1/2/3**

**RC1**

1-lane RC connector with mechanical option:  
 - Slot

1 lane

**SWitch**  
 PCIE2.0  
 1-lane  
 1-to-4



4 x 1 lane

1-lane EP connector - Slot SW\_EP0  
 1-lane EP connector - Slot SW\_EP1  
 1-lane EP connector - M.2 (PCIE) SW\_EP2  
 1-lane EP connector - M.2 (PCIE) SW\_EP3


The "RC Connectors" are for the plug-in cards that are natively EP.

The backplane job is to swap the connector pins so that the Tx diff.pair on one side of the link is connected to the Rx diff.pair on the other side, and vice-versa. This allows the same FPGA plug-in card, which is always pined-out to serve as an EP, to be used in both EP and RC roles.

## PCIEx1 pinout

Pin	Side B	Side A	Description
1	+12 V	FRONT#	Must connect to farthest PRSNT2# pin
2	+12 V	+12 V	Main power pins
3	+12 V	+12 V	
4	Ground	Ground	
5	CMLK	TCK	
6	CMDAT	TDI	
7	Ground	TDO	SMBus and JTAG port pins
8	+3.3 V	TMO	
9	TRST#	+3.3 V	
10	+3.3 V aux	+3.3 V	Aux power & Standby power
11	WAKE#	PERST#[25]	Link reactivation; fundamental reset
Key notch			
12	CLKREQ#[26]	Ground	Clock Request Signal
13	Ground	REFCLK+	Reference clock differential pair
14	HSoP(0)	REFCLK-	
15	HSoN(0)	Ground	Lane 0 transmit data, + and -
16	Ground	HSIP(0)	
17	FRONT2#	HSIN(0)	Lane 0 receive data, + and -
18	Ground	Ground	
PCI Express x1 cards end at pin 18			

## General PCIE topology



Legend	
Ground pin	Zero volt reference
Power pin	Supplies power to the PCIE card
Card-to-host pin	Signal from the card to the motherboard
Host-to-card pin	Signal from the motherboard to the card
Open drain	May be pulled low or sensed by multiple cards
Sense pin	Tied together on card
Reserved	Not presently used, do not connect