


PCIE mini Backplane

Clock generator & Reset fanout  
File: clock\_gen.kicad\_sch

Direct 4-lane PCIe  
File: direct\_PCl\_e.kicad\_sch

PCIe switch  
File: pcie\_switch.kicad\_sch

Switched 4 x 1-lanes PCIe  
File: 4\_1-lanes\_PCl\_e.kicad\_sch



The "RC Connectors" are for the plug-in cards that are natively EP. It is the job of the backplane to swap the connector pins so that the Tx diff.pair on one side of the link is connected to the Rx diff.pair on the other side, and vice-versa. This allows the same FPGA plug-in card, which is always pinned out to serve as an EP, to be used in both EP and RC roles.



Chili.CHIPS

Sheet: /  
File: openpci2-backplane.kicad\_sch


Title:

Size: A4 Date: 2025-10-21


KiCad E.D.A. 9.0.5

Rev: r1B1

Id: 1/5




## +3V3 Power buck converter




14	FB	I	Output voltage feedback input. A resistor divider from the output voltage to <b>GOSNS</b> (tapped to FB pin) sets the output voltage. Connect the FB divider to the output voltage near the load.
13	<b>GOSNS</b>	I	Negative input of the differential remote sense circuit. Connect to a ground sense point near the load.

Reset asserts when +12V input drops below ~10.73V.

### Voltage Supervisor, Manual Reset and Reset fanout



Clock generator



Chili.CHIPS

Sheet: /Clock generator & Reset fanout/  
File: clock\_gen.kicad\_sch

**Title:**



Size: A4	Date: 2025-10-21
----------	------------------

Date: 2025-10-21

Rev: r1B1

SIZE: A1	
KiCad E.D.A. 9.0.5	

Id: 2/5




Pin	Side B	Side A	Description
1	+12 V	PRSTN2#	Must connect to farthest PRSTN2# pin
2	+12 V	+12 V	Main power pins
3	+12 V	+12 V	
4	Ground	Ground	
5	MEMA0	MEMA0	SMBus and JTAG port pins
6	MEMA1	MEMA1	
7	Ground	MEMA2	
8	+3.3 V	MEMA3	
9	PRSTB0	+3.3 V	Aux power & Standby power
10	+3.3 V aux	+3.3 V	
11	PRSTB1	PERST#	Link reactivation, fundamental reset [25]
<b>Key notch</b>			
12	CLKREQ#(P0)	Ground	Clock Request Signal
13	Ground	REFCLK+	Reference clock differential pair
14	HSOp(0)	REFCLK-	
15	HSOn(0)	Ground	Lane 0 transmit data, + and -
16	Ground	HSIp(0)	
17	PRSTB2	HSIn(0)	
18	Ground	Ground	Lane 0 receive data, + and -
19	Ground	Ground	

PCI Express x1 cards end at pin 18

	Legend
Ground pin	Zero volt reference
Power pin	Supplies power to the PCIe card
Card-to-host pin	Signal from the card to the motherboard
Host-to-card pin	Signal from the motherboard to the card
Open drain	May be pulled low or sensed by multiple cards
Sense pin	Tied together on card
Reserved	Not presently used, do not connect

R and Connector must be placed right next to the trace to eliminate the stub.

Rev: r1B1  
Id: 3/5



# Chili.Chips

Sheet: /PCle switch/  
File: pcie\_switch.kicad\_sch

## Title:

Size: A4 Date: 2025-10-21

KiCad E.D.A. 9.0.5

Rev: r1B1

Id: 4/5

