


# --- openPCIE backplane ---

July 27, 2025



## 4-lane "Direct" island RC4 => EP4

**RC4**

4-lane RC connector with mechanical option:  
- **M.2 (PCIe)**

**4 lanes**

**EP4**

4-lane EP connector with mechanical option:  
- **Slot**

## 1-lane "Switched" island RC1=>SW=>SW\_EP0/1/2/3

**RC1**


1-lane RC connector with mechanical option:  
- **Slot**

**1 lane**

**SWitch**  
PCIe2.0  
1-lane  
1-to-4





**4 x  
1 lane**



The "RC Connectors" are for the plug-in cards that are natively EP.

The backplane job is to swap the connector pins so that the Tx diff.pair on one side of the link is connected to the Rx diff.pair on the other side, and vice-versa. This allows the same FPGA plug-in card, which is always pinned-out to serve as an EP, to be used in both EP and RC roles.

# General PCIE topology



# PCIEx1 pinout

Pin	Side B	Side A	Description
1	+12 V	<del>PRST#</del>	Must connect to farthest PRSNT2# pin
2	+12 V	+12 V	Main power pins
3	+12 V	+12 V	
4	Ground	Ground	
5	<del>SMCLK</del>	<del>TCK</del>	SMBus and JTAG port pins
6	<del>SMBAT</del>	<del>TDI</del>	
7	Ground	<del>TDO</del>	
8	+3.3 V	<del>TMS</del>	
9	<del>TRST#</del>	+3.3 V	Aux power & Standby power
10	+3.3 V aux	+3.3 V	
11	<del>WAKE#</del>	PERST#	Link reactivation; fundamental reset [25]
Key notch			
12	CLKREQ#[26]	Ground	Clock Request Signal
13	Ground	REFCLK+	Reference clock differential pair
14	HSOp(0)	REFCLK-	
15	HSOn(0)	Ground	Lane 0 transmit data, + and -
16	Ground	HSIp(0)	
17	<del>PRST2#</del>	HSIn(0)	Lane 0 receive data, + and -
18	Ground	Ground	
PCI Express x1 cards end at pin 18			

Legend	
Ground pin	Zero volt reference
Power pin	Supplies power to the PCIe card
Card-to-host pin	Signal from the card to the motherboard
Host-to-card pin	Signal from the motherboard to the card
Open drain	May be pulled low or sensed by multiple cards
Sense pin	Tied together on card
Reserved	Not presently used, do not connect