Clock generator & Reset fanout

File: clock_gen.kicad_sch

Direct 4-lane PCIe

File: direct_PCIe.kicad_sch

RC 1-lane and 2-lane PCIE

File: RC_4-lanes-PCIe.kicad_sch

PCIe switch

File: pcie_switch.kicad_sch

Switched 4 x 1-lanes PCIe

File: 4_1-lanes_PCIe.kicad_sch




H1 H2 H3 H4 H5 H6

Chili.CHIPS

Sheet: /

File: openpci2-backplane.kicad_sch

Title:

| Size: A4 | Date: 2025-10-18 | Rev: r1B1 |
|---|---|---|
| KiCad E.D.A. 9.0.5 | | Id: 1/6 |


+12V Power input
J1
39-28-1063
PWR_FLAG
R11
2K2
D2
LTST-C170KSKT
D1
SMBJ12A
GND
+3V3 Power buck converter
U2
TPS54KC23RZRR
VIN
EN
VCC
PG
SS
ILIM
MSEL
AGND
BOOT
SW
FB
GOSNS
PGND
NT1
L1
7443082015A
150n, max 65A
C11
100n
25V
R13
56K
R12
10K
R4
56K
C9
1u
R6
12K1
C6
22n
16V
R8
4K32
R9
182K
C16
10u
6.3V
3V0 internal LDO, 100mA max
PGOOD
Buck regulates to VREF=0.5V
$R_{FB_T} = R_{FB_B} \times \left(\frac{V_{OUT} - V_{REF}}{V_{REF}}\right)$
14 FB I Output voltage feedback input. A resistor divider from the output voltage to GOSNS (tapped to FB pin) sets the output voltage. Connect the FB divider to the output voltage near the load.
13 GOSNS I Negative input of the differential remote sense circuit. Connect to a ground sense point near the load.
Reset asserts when +12V input drops below ~10.73V.
Voltage Supervisor, Manual Reset and Reset fanout
U3
NCV308SNADJT1G
SENSE
MR
CT
VDD
RESET
GND
R10
0R
R14
10K
R7
10K
R1
255K
R5
0R
R2
10K
SW1
PTS645SK50SMTR92 LFS
Reset asserts when SENSE pin voltage drops below 0.405V.
U1A
74LVC1G07GV,125
U1B
74LVC1G07GV,125
R3
10K
RPI_RST
RST_PCIESW
RST_PCIESW_OUT
U4
SN74LVC244APWR
RC4_RST
EP4_RST
SWRC_RST
SW_RST0
SW_RST1
SW_RST2
SW_RST3
C21
100n
25V
Clock generator
U5
TLV75801PDBVR
LDO_1V8
max. 500mA
R15
75K
R17
33K
Vref=0.55V
C39
100n
25V
J2
R18
10K
R16
10K
R19
10K
C27
8p
50V
C28
8p
50V
Y1
TSX-3225 25.0000MF20X-AJ0
C37
10n
16V
U6
PI6CG18801ZLIEX
3.3V tolerant
SCL_3V3
SDA_3V3
SADR/REFOUT
SCLK
SDATA
PD
SS_SEL_TRI
XTAL_IN/CLK
XTAL_OUT
VDD_DIG
VDD
VDD_OSC
VDDO
VDDA
VDD_REFOUT
GND_XTAL
GNDA
GND_REFOUT
GND_DIG
EPAD
Q0+
Q0-
Q1+
Q1-
Q2+
Q2-
Q3+
Q3-
Q4+
Q4-
Q5+
Q5-
Q6+
Q6-
Q7+
Q7-
OE0
OE1
OE2
OE3
OE4
OE5
OE6
OE7
FB1
FB2
FB3
220R
C22
10u
6.3V
C23
10u
6.3V
C26
10u
6.3V
C24
C29
C32
C35
C25
C30
C33
C36
C31
C34
100n
25V
C38
25V
1u
J3
73251-3140
R22
33R
REFOUT
R20
2K2
R21
2K2
R23
10K
R25
10K
R24
10K
R26
10K
R27
10K
R28
10K
RC4_CLK1_P
RC4_CLK1_N
RC4_CLK1REQ
RC4_CLK2_P
RC4_CLK2_N
RC4_CLK2REQ
EP4_CLK1_P
EP4_CLK1_N
EP4_CLK1REQ
EP4_CLK2_P
EP4_CLK2_N
EP4_CLK2REQ
SWRC1_CLK_P
SWRC1_CLK_N
SWRC2_CLK_P
SWRC2_CLK_N
SWRC3_CLK_P
SWRC3_CLK_N
CLKREQ_SWRC1
CLKREQ_SWRC2
OE7# is connected directly to GND to ensure this clock is always active, as the presence of a RPi cannot be reliably detected.
Chili.CHIPS
Sheet: /Clock generator & Reset fanout/
File: clock_gen.kicad_sch
Title:
Size: A4
Date: 2025-10-18
Rev: r1B1
KiCad E.D.A. 9.0.5
Id: 2/6




## PCIEx1 pinout

| Pin | Side B | Side A | Description |
|---|---|---|---|
| 1 | +12 V | ~~PRSNT1#~~ | Must connect to farthest PRSNT2# pin |
| 2 | +12 V | +12 V | Main power pins |
| 3 | +12 V | +12 V | |
| 4 | Ground | Ground | |
| 5 | ~~SMCLK~~ | TCK | SMBus and JTAG port pins |
| 6 | ~~SMDAT~~ | TDI | |
| 7 | Ground | ~~TDO~~ | |
| 8 | +3.3 V | ~~3.3Vaux~~ | |
| 9 | ~~PERST#~~ | +3.3 V | |
| 10 | +3.3 V aux | +3.3 V | Aux power & Standby power |
| 11 | ~~WAKE#~~ | PERST# | Link reactivation; fundamental reset [25] |
| **Key notch** | | | |
| 12 | CLKREQ# [26] | Ground | Clock Request Signal |
| 13 | Ground | REFCLK+ | Reference clock differential pair |
| 14 | HSOp(0) | REFCLK− | Lane 0 transmit data, + and − |
| 15 | HSOn(0) | Ground | |
| 16 | Ground | HSIp(0) | Lane 0 receive data, + and − |
| 17 | ~~PRSNT2#~~ | HSIn(0) | |
| 18 | Ground | Ground | |

PCI Express x1 cards end at pin 18

| Legend | |
|---|---|
| Ground pin | Zero volt reference |
| Power pin | Supplies power to the PCIe card |
| Card-to-host pin | Signal from the card to the motherboard |
| Host-to-card pin | Signal from the motherboard to the card |
| Open drain | May be pulled low or sensed by multiple cards |
| Sense pin | Tied together on card |
| Reserved | Not presently used, do not connect |

**Chili.CHIPS**

Sheet: /Direct 4−lane PCIe/
File: direct_PCIe.kicad_sch

**Title:**

| | | |
|---|---|---|
| Size: A4 | Date: 2025−10−18 | **Rev: r1B1** |
| KiCad E.D.A. 9.0.5 | | Id: 3/6 |

1-lane PCIe for Root Complex




Raspberry Pi FPC 16-pin connector




As the Root Complex, the Raspberry Pi provides its own reference clock. The rest of the backplane does not need this clock, as all downstream PCIe devices receive their reference clock from the onboard generator (U5).

PCIE_RST_B (pin 16) is an active-low output from the Raspberry Pi, serving as the master reset for the downstream PCIe fabric.
This PCIE_RST_B signal is intended to be combined with the board's own reset sources through external logic to generate the final system reset.

2.1. PCIe Signals

The PCIe signals are a single lane of PCIe Gen 2, including CLKREQ and RST_B sideband signals which operate at 3.3V.

2.1.1. Pwr_en pin

This pin is a 3.3V output from the Raspberry Pi to a HAT+ or other add-on board, and signals to the HAT+ to power up any supplies. For example, in the instance of the Raspberry Pi M.2 M Key HAT+, this enables the M.2 3.3V power (which is generated from the incoming 5V). Provide a 100K low pull on this pin on any HAT+.

2.1.2. Det_wake pin

This pin is a 3.3V input to the Raspberry Pi. Pull high to 3.3V either from a resistive divider from 5V (3k6/6k8 giving 2.35k output impedance), or from permanently enabled 3.3V (using a 2.2K resistor).
The Raspberry Pi will detect this high pull at boot time, and will automatically probe the PCIe bus.
Use the PCIe WAKE# to pull this low

| | | |
|---|---|---|
| Chili.CHIPS | | |
| Sheet: /RC 1-lane and 2-lane PCIE/ | | |
| File: RC_4-lanes-PCIe.kicad_sch | | |
| Title: | | |
| Size: A4 | Date: 2025-10-18 | Rev: r1B1 |
| KiCad E.D.A. 9.0.5 | | Id: 4/6 |

PCIe 4-slot switch




**Chili.CHIPS**

Sheet: /PCIe switch/

File: pcie_switch.kicad_sch

**Title:**

| Size: A4 | Date: 2025-10-18 | **Rev: r1B1** |
|---|---|---|
| KiCad E.D.A. 9.0.5 | | Id: 5/6 |




Chili.CHIPS

Sheet: /Switched 4 x 1-lanes PCIe/

File: 4_1-lanes_PCIe.kicad_sch

**Title:**

| Size: A4 | Date: 2025-10-18 | **Rev: r1B1** |
|---|---|---|
| KiCad E.D.A. 9.0.5 | | Id: 6/6 |