

Clock generator & Reset fanout

File: clock_gen.kicad_sch

PCIe switch

File: pcie_switch.kicad_sch

RC 4-lanes PCIe

File: RC_4-lanes-PCle.kicad_sch

4 x 1-lanes PCIe

File: 4_1-lanes_PClc.kicad_sch

Direct PCIe

File: direct_PCIE.kicad_sch



Chili.CHIPS

Sheet: /

File: openpci2-backplane.kicad_sch

Title:


Size: A4



Date: 2025-07-01

Rev: r1B1

KiCad E.D.A. 9.0.2

Id: 1/6





Chili.CHIPS

Sheet: /PCIe switch/
File: pcie_switch.kicad_sch

Title:

Size: A4	Date: 2025-07-01
----------	------------------



SIZE: A1	
KiCad E.D.A. 9.0.2	

Rev: r1B1

Id: 3/6

4-lane M.2 (Type M) for Root Complex

Raspberry Pi FPC 16-pin connector



2.1. PCIe Signals

The PCIe signals are a single lane of PCIe Gen 2, including $\overline{\text{CLKREQ}}$ and RST_B sideband signals which operate at 3.3V.

2.1.1. Pwr_en pin

This pin is a 3.3V output from the Raspberry PI to a HAT+ or other add-on board, and signals to the HAT+ to power up any supplies. For example, in the instance of the Raspberry PI M.2 M Key HAT+, this enables the M.2 3.3V power (which is generated from the incoming 5V). Provide a 100K low pull on this pin on any HAT+.

2.1.2. Det_wake pin

This pin is a 3.3V input to the Raspberry PI. Pull high to 3.3V either from a resistive divider from 5V (3k6/6k8 giving 2.35k output impedance), or from permanently enabled 3.3V (using a 2.2K resistor). The Raspberry PI will detect this high pull at boot time, and will automatically probe the PCIe bus. Use the PCIe WAKE# to pull this low

Lanes #	Device
0	PCIe switch for 4 x 1-lanes + 4 x M.2
1	1-lanes slot + M.2
2	2-lanes slot + M.2 (First)
3	2-lanes slot + M.2 (Second)

Chili.CHIPS

Sheet: /RC 4-lanes PCIe/
File: RC_4-lanes-PCIe.kicad_sch

Title:

Size: A4	Date: 2025-07-01
----------	------------------

KiCad E.D.A. 9.0.2

Rev: r1B1

Id: 4/6

