


File: clock\_gen.kicad\_sch

File: direct\_PCIE.kicad\_sch

File: RC\_4-lanes-PCle.kicad\_sch

File: pcie\_switch.kicad\_sch

File: 4\_1-lanes\_PClc.kicad\_sch




Sheet: /  
File: openpci2-backplane.kicad\_sch

Size: A4	
KiCad E.D.A. 9.0.5	


Date: 2025-10-21

Rev: r1B1  
Id: 1/6

## +12V Power input




## +3V3 Power buck converter




14	FB	I	Output voltage feedback input. A resistor divider from the output voltage to GOSNS (tapped to FB pin) sets the output voltage. Connect the FB divider to the output voltage near the load.
13	GOSNS	I	Negative input of the differential remote sense circuit. Connect to a ground sense point near the load.

Reset asserts when +12V input drops below -10.73V.

## Voltage Supervisor, Manual Reset and Reset fanout



## Clock generator



OE7 is connected directly to GND to ensure this clock is always active, as the presence of a RPI cannot be reliably detected.

## Chili.CHIPS



Sheet: /Clock generator & Reset fanout/  
File: clock\_gen.kicad\_sch

## Title:

Size: A4  
KiCad E.D.A. 9.0.5

Date: 2025-10-21

Rev: r1B1  
Id: 2/6





Pin	Side B	Side A	Description
1	+12 V	<del>PRSTN</del>	Must connect to farthest PRSTN2 pin
2	+12 V	+12 V	Main power pins
3	+12 V	+12 V	
4	Ground	Ground	
5	<del>SMBAT</del>	<del>TS0</del>	SMBus and JTAG port pins
6	<del>SMBAT</del>	<del>TS0</del>	
7	Ground	<del>TS0</del>	
8	+3.3 V	<del>TS0</del>	
9	<del>TS0</del>	+3.3 V	Aux power & Standby power
10	+3.3 V aux	+3.3 V	
11	<del>PERST#</del>	PERST#	Link reactivation, fundamental res [25]
<b>Key notch</b>			
12	CLKREQ# <sup>[25]</sup>	Ground	Clock Request Signal
13	Ground	REFCLK+	Reference clock differential pair
14	HSOp(0)	REFCLK-	
15	HSOn(0)	Ground	Lane 0 transmit data, + and -
16	Ground	HSIp(0)	Lane 0 receive data, + and -
17	<del>HSIn(0)</del>	HSIn(0)	
18	Ground	Ground	

PCI Express x1 cards end at pin 18


Legend	
Ground pin	Zero volt reference
Power pin	Supplies power to the PCIe card
Card-to-host pin	Signal from the card to the motherboard
Host-to-card pin	Signal from the motherboard to the card
Open drain	May be pulled low or sensed by multiple cards
Sense pin	Tied together on card
Reserved	Not presently used, do not connect

Rev: r1B1
Id: 3/6

1-lane PCIe for Root Complex



## Raspberry Pi FPC 16-pin connector



As the Root Complex, the Raspberry Pi provides its own reference clock. The rest of the backplane does not need this clock, as all downstream PCIe devices receive their reference clock from the onboard generator (U5).

PCIE\_RST\_B (pin 16) is an active-low output from the Raspberry Pi, serving as the master reset for the downstream PCIe fabric. This PCIE\_RST\_B signal is intended to be combined with the board's own reset sources through external logic to generate the final system reset.

## 2.1. PCIe Signals

The PCIe signals are a single lane of PCIe Gen 2, including  $\overline{\text{CLKREQ}}$  and RST\_B sideband signals which operate at 3.3V.

### 2.1.1. Pwr\_en pin

This pin is a 3.3V output from the Raspberry Pi to a HAT+ or other add-on board, and signals to the HAT+ to power up any supplies. For example, in the instance of the Raspberry Pi M.2 M Key HAT+, this enables the M.2 3.3V power (which is generated from the incoming 5V). Provide a 100K low pull on this pin on any HAT+.

### 2.1.2. Det\_wake pin

This pin is a 3.3V input to the Raspberry Pi. Pull high to 3.3V either from a resistive divider from 5V (3k6/6k8 giving 2.35k output impedance), or from permanently enabled 3.3V (using a 2.2K resistor).

The Raspberry Pi will detect this high pull at boot time, and will automatically probe the PCIe bus.  
Use the PCIe WAKE# to pull this low

Chili.CHIPS

Sheet: /RC 1-lane and 2-lane PCIe/  
File: RC\_4-lanes-PCIe.kicad\_sch

**Title:**

Size: A4	Date: 2025-10-21
KiCad E.D.A. 9.0.5	

Rev: r1B1  
Id: 4/6

