

PCIe mini Backplane

Clock generator & Reset fanout

File: clock_gen.kicad_sch

Direct 4-lane PCIe


File: direct_PCl_e.kicad_sch

PCIe switch

File: pcie_switch.kicad_sch

Switched 4 x 1-lanes PCIe

File: 4_1-lanes_PCl_e.kicad_sch



APPROVALS MAY BE VIEWED IN PLM SYSTEM

REV	ECO	DESCRIPTION	DRAWN BY	APPROVED BY	DATE

ELECTRONIC APPROVALS:

ALL APPROVALS FOR THIS DRAWING, ASSOCIATED PARTS LIST(S), AND REVISION CHANGES, ARE CONTROLLED IN THE PRODUCT



Licensed under CERN-OHL-P v2
<https://cern-ohl.web.cern.ch>
COPYRIGHT (C) Chili.CHIPS.ba doo



Sheet: /
File: openpci2-backplane.kicad_sch


Title:


Size: A4
KiCad E.D.A. 9.0.5

Date: 2025-10-21

Rev: r1B1

Id: 1/5





Licensed under CERN-OHL-P v2
<https://cern-ohl.web.cern.ch>
 COPYRIGHT (C) Chili.CHIPS.ba doo

Sheet: /PCle switch/
 File: pcie_switch.kicad_sch


Title:

Size: A4 Date: 2025-10-21

KiCad E.D.A. 9.0.5

Rev: r1B1

Id: 4/5



Licensed under CERN-OHL-P v2
<https://cern-ohl.web.cern.ch>

COPYRIGHT (C) Chili.CHIPS.ba doo

Sheet: /Switched 4 x 1-lanes PCIe/
 File: 4_1-lanes_PClc.kicad_sch

Title:

Size: A4

Date: 2025-10-21

Rev: r1B1

KiCad E.D.A. 9.0.5

Id: 5/5