

PG2L100H Gigabit Ethernet Application Guide

(V1.0)

(13.05.2020)

Shenzhen Pango Microsystems Co., Ltd.

All Rights Reserved. Any infringement will be subject to legal action.



Revisions History

Document Revisions

Version	Date of Release	Revisions
V1.0	13.05.2020	Initial release.
		4

Application Example for Reference Only.

(V1.0) 1 / 13



Table of Contents

Revisions History	1
Table of Contents	2
Tables	
Figures	4
Chapter 1 Overview	5
1.1 Introduction	5
1.2 Design Information	5
1.3 Resource Usage	5
Chapter 2 Function Description	6
2.1 Register Configuration Operation	6
2.2 Transmit Operation	6
2.2 Transmit Operation	7
2.4 RGMII Interface Conversion Operation	
Chapter 3 Reference Design	9
Chapter 3 Reference Design	······9
3.2 Reference Design Interface List	9
3.3 Reference Design Project Directory	10
3.4 Reference Design Simulation	
3.5 Reference Design On-board Verification	
Disclaimer	13



Tables

Table 1-1 Design Information	5
Table 1-2 Resource Usage Rate	5
Table 3-1 Interface Definitions and Descriptions	q

Application Example for Reference Only

Application Example for Reference Only

(V1.0) 3 / 13



Figures

Figure 2-1 Transmit Timing Diagram	(
Figure 2-2 Reception Timing Diagram	7
Figure 2-3 Interface Conversion Operation	8
Figure 3-1 Reference Design Function Block Diagram	9
Figure 3-2 File Directory	
Figure 3-3 Transmitter Data Timing	11
Figure 3-4 Receiver Data Timing	11
Figure 3-5 Wiresharke Data Packet Capture	12
Figure 3-5 Wiresharke Data Packet Capture	

(V1.0) 4/13



Chapter 1 Overview

1.1 Introduction

This is an application document for the PG2L100H Ethernet Interface product launched by Shenzhen Pango Microsystems Co., Ltd. It mainly introduces the function list, design architecture, interface definition, interface timing, supported devices and reference designs of Ethernet.

1.2 Design Information

Table 1-1 Design Information

Supported Devices	PG2L100H	
Hardware Environment	PG2L100KF01_A1 board	
Software	Pango Design Suite 2020.1-SP1	
Simulation Tool	Modelsim10.2c	

1.3 Resource Usage

Table 1-2 Resource Usage Rate

	Logic Utilization	Used	Available	Utilization(%)					
1	APM	0	240	0					
2	FF	1480	133200	2					
3	LUT	1865	66600	3					
4	Distributed RAM	0	19900	0					
5	DRM	2	155	2					
6	10	29	300	10					
7	RCKB	0	24	0					
8	SCANCHAIN	1	1	100					
9	USCM	4	32	13					
10	CCS	1	1	100					
11	ADC	0	1	0					
12	DDR_PHY	0	24	0					
13	HSSTLP	0	2	0					
14	GPLL	1	6	17					
15	PPLL	0	6	0					
16	DDRPHY_CPD	0	12	0					
17	HCKB	0	96	0					
18	IOCKB	0	24	0					
19	MRCKB	0	12	0					
20	PCIE	0	1	0					
21	DDRPHY_IOCLK_DIV	0	6	0					

(V1.0) 5 / 13



Chapter 2 Function Description

2.1 Register Configuration Operation

Users can achieve various working modes of the Ethernet MAC layer through register configuration. Users can read from and write to PHY registers via APB interface, and TS_MAC IP will convert APB interface signals into MDIO interface signals to read and write PHY registers. For detailed register descriptions and APB read and write register operations, please refer to the "*Titan Family 10/100/1000M Ethernet MAC IP User Guide V1.6*".

2.2 Transmit Operation

During transmission, users transmit data to the MAC through the user interface, which is then packaged in MAC frame format in the MAC transmitter.MAC parameter configuration determines whether to perform short frame padding and whether to add a frame check sequence. According to frame interval parameters and MAC interface configuration parameters, the data is transmitted through the RGMII interface to PHY.




Figure 2-1 Transmit Timing Diagram

(V1.0) 6 / 13



- 1. When transmitting a frame, first pull the tsmac_tstart signal high.
- 2. When detecting tsmac_tpnd has been pulled high for three cycles, pull down the tsmac_tstart signal.
- 3. When tsmac_tpnd is pulled high in the third cycle, transmit the first data tsmac_tdata[7:0].
- 4. When transmitting the last data, pull the tsmac_tlast signal high for a cycle indicates the end of a transmission. In this mode, FCS is provided by the user, therefore, via IP module, only the preamble and SFD are attached to the front before transmission.

2.3 Receive Operation

During reception, MAC receives data from PHY through RGMII, discarding inactive data frames, and decomposing the data into the format required by the user. After removing the frame preamble, frame delimiter, and frame check sequence (whether the frame check sequence is removed depending on the actual configuration), finally, the user receives date through the user interface.




Figure 2-2 Reception Timing Diagram

- 1. PHY transmits a frame of data to MAC via the GMII interface.
- 2. MAC begins to output a frame of data tsmac_rdata[7:0], and pulls the tsmac_rvalid signal high.
- 3. For the last data, MAC pulls down tsmac_rvalid, and pulls high tsmac_rlast by one cycle.

(V1.0) 7 / 13



2.4 RGMII Interface Conversion Operation

To adapt to RGMII interface of PHY chip, it is necessary to convert the GMII interface to the RGMII interface. RGMII interface employs the working mode of simultaneous sampling on both rising and falling edges. The specific conversion operation needs to be implemented through GTP ISERDES E2 and GTP OSERDES E2, as shown below.




Figure 2-3 Interface Conversion Operation

(V1.0) 8 / 13



Chapter 3 Reference Design

3.1 Reference Function Design




Figure 3-1 Reference Design Function Block Diagram

The user can test if the Ethernet interface can transmit and receive data correctly by docking two boards, or judge whether the received data packets meet the Ethernet standards through packet capture software on the host computer. PG2L100KF01_A1 board has two Ethernet interfaces, and Ethernet0 interface (J7) is used in this reference design.

3.2 Reference Design Interface List

Table 3-1 Interface Definitions and Descriptions

Port	Width	Input/Output	Description
free_clk	1	Input	External reference clock, 50MHz by default
external_rst	1	Input	System reset signal, reset at a low level
phy_rst_n	1	Output	PHY chip reset signal
rx_clki	1	Input	RGMII receive clock signal
phy_rx_dv	1	Input	RGMII receive control signal
phy_rxd0	1	Input	RGMII receive data signal
phy_rxd1	1	Input	RGMII receive data signal
phy_rxd2	1	Input	RGMII receive data signal

(V1.0) 9/13



Port	Width	Input/Output	Description
phy_rxd3	1	Input	RGMII receive data signal
l0_sgmii_clk_shft	1	Output	RGMII transmit clock signal
phy_tx_en	1	Output	RGMII transmit control signal
phy_txd0	1	Output	RGMII transmit data signal
phy_txd1	1	Output	RGMII transmit data signal
phy_txd2	1	Output	RGMII transmit data signal
phy_txd3	1	Output	RGMII transmit data signal
mdc	1	Output	MII interface module management clock
mdio	1	Input/Output	MII interface module management data input and output

3.3 Reference Design Project Directory

The reference design project directory is shown in the figure below.

```
pango_evb_ethernet_demo_top (pango_evb_ethernet_demo_top.v)

IP pll_tx_inst - pll_tx (pll_tx.idf)

V u1_reset_sync - cross_reset_sync (cross_reset_sync.v)

V U_config_tsmac_phy - config_reg (config_reg.v)

V U_tsmac_phy - tsmac_phy (tsmac_phy.v)

V U_tx_sm_phy - tx_sm (tx_sm.v)
```

Figure 3-2 File Directory

pango evb_ethernet_demo top: Top-level file

pll tx inst: Generates 125M RGMII transmit clock and 50M configuration clock through PLL

ul reset sync: External reset debounce module

U config tsmac phy: Configures the Ethernet MAC layer's working mode

U tsmac phy: TS-MAC IP reference design and RGMII interface conversion

U tx sm phy: Packet transmission module, generating the user-side transmission data

RGMII receive clock and data output through the PHY chip may exhibit phase offset, causing incorrect data sampling. Users can use the GTP_IODELAY_E2 unit to adjust the RGMII receive clock delay to ensure correct sampling.

(V1.0) 10 / 13



3.4 Reference Design Simulation

Simulation-related files are in the simulation folder. Use modelsim10.2c as the simulation tool.

- 1. Users need to modify the file paths from line 5 to 31 of pango_evb_ethernet_demo.do file based on the PDS version and installation location.
- 2. Run the sim.bat file for project simulation.

3.5 Reference Design On-board Verification

Data from the transmitter and receiver can be captured separately through docking board test, as shown below.




Figure 3-3 Transmitter Data Timing



Figure 3-4 Receiver Data Timing

By docking the board to a PC and using a packet capture tool on the PC, users can also capture the data transmitted by FPGA. The operating procedure is as shown in the figure, using the default configuration.

(V1.0) 11 / 13



o. Time	Source	Destination	Protoco									
144402 0.499020	00.01.02.03.04.00	DIOQUCASI	LLU								VM2 Me2hon2c	
144403 0. 499707	50:51:52:53:54:55	Broadcast	LLC	ΙP,	N(R)=1,	N(S) = 65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144404 0. 499707	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S) = 65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144405 0. 499707	50:51:52:53:54:55	Broadcast	LLC	ΙP,	N(R)=1,	N(S) = 65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144406 0. 499708	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144407 0. 499708	50:51:52:53:54:55	Broadcast	LLC	I P,	N(R)=1,	N(S) = 65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144408 0. 499708	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144409 0. 499708	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144410 0. 499708	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144411 0. 499709	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144412 0. 499709	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144413 0. 499709	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144414 0. 499709	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1	N(S)=65:	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144415 0. 499709	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1	N(S)=65:	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144416 0. 499710	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
144417 0. 499710	50:51:52:53:54:55	Broadcast	LLC	IP,	N(R)=1,	N(S)=65;	DSAP	NULL LSAP	Individual,	SSAP	XNS Response	
								111				

■ Logical-Link Control

■ Data (133 bytes)

ff ff ff ff ff ff 50 51 52 53 54 55 00 89 00 81 82 03 84 05 06 87 88 09 0a 85 0c 84 8c 0f 90 11 12 93 14 95 96 17 18 99 9a 1b 9c 1d 1e 9f ad 21 22 a3 24 a5 a6 62 72 8a 9a a2 5a c2 42 2e af 30 b1 5c 33 54 35 36 0f b8 39 3a b5 ac db be 3f c0 41 42 c3 44 c5 c6 47 48 9c a4 5c d4 44 ecf 50 d1 42 53 44 55 66 47 48 95 5a db 5c dd 64 5f 60 e1 e2 63 e4 65 66 e7 e8 69 6a eb 6c ed e6 6f 07 17 2f 57 4f 56 67 78 89 fa 7b fc 7d 7e ff 00 81 82 03 84 05 06 67 88 .cket Capture

(V1.0) 12 / 13



Disclaimer

Copyright Notice

This document is copyrighted by Shenzhen Pango Microsystems Co., Ltd., and all rights are reserved. Without prior written approval, no company or individual may disclose, reproduce, or otherwise make available any part of this document to any third party. Non-compliance will result in the Company initiating legal proceedings.

Disclaimer

- 1. This document only provides information in stages and may be updated at any time based on the actual situation of the products without further notice. The Company assumes no legal responsibility for any direct or indirect losses caused by improper use of this document.
- 2. This document is provided "as is" without any warranties, including but not limited to warranties of merchantability, fitness for a particular purpose, non-infringement, or any other warranties mentioned in proposals, specifications, or samples. This document does not grant any explicit or implied intellectual property usage license, whether by estoppel or otherwise.
- 3. The Company reserves the right to modify any documents related to its series products at any time without prior notice.
- 4. The information contained in this document is intended to assist users in resolving application-related issues. While we strive for accuracy, we cannot guarantee that the document is entirely free from flaws. Should any functional abnormalities and performance degradation arise due to deviation from the prescribed procedures outlined herein, our company will neither be held liable nor concede that such issues stem from product deficiencies. The solutions presented in this document are just one of the feasible options and cannot cover all application scenarios. Consequently, if users encounter functional abnormalities or performance degradation despite adhering to the prescribed procedures outlined herein, we cannot assure that such issues are indicative of product deficiencies

(V1.0) 13 / 13