

U1A

DIFFIO_B0_0P/IO_STATUS_C	D4	IO_STATUS_C
DIFFIO_B0_0N/VREF_B0	C4	B0_L0_N RESET
DIFFIO_B0_1P	B2	B0_L1_P MIPI_DSI_D2_P
DIFFIO_B0_1N	A2	B0_L1_N MIPI_DSI_D2_N
DIFFIO_B0_2P	D6	B0_L2_P MIPI_DSI_D0_P
DIFFIO_B0_2N	C6	B0_L2_N MIPI_DSI_D0_N
DIFFIO_B0_3P	B3	B0_L3_P MIPI_DSI_D1_P
DIFFIO_B0_3N	A3	B0_L3_N MIPI_DSI_D1_N
DIFFIO_B0_4P	B4	B0_L4_P MIPI_DSI_CLK_P
DIFFIO_B0_4N	A4	B0_L4_N MIPI_DSI_CLK_N
DIFFIO_B0_5P	C5	B0_L5_P MIPI_DSI_D3_P
DIFFIO_B0_5N	A5	B0_L5_N MIPI_DSI_D3_N
DIFFIO_B0_6P	C7	B0_L6_P MIPI_DSI_ID
DIFFIO_B0_6N	A7	B0_L6_N MIPI_DSI_ID
DIFFIO_B0_7P	B6	B0_L7_P ETH_RST_N
DIFFIO_B0_7N/VREF_B0	A6	B0_L7_N MIPI_DSI_RST
DIFFIO_B0_13P	D8	B0_L13_P I2C5_SCL_IV8
DIFFIO_B0_13N	C8	B0_L13_N I2C5_SDA_IV8
DIFFIO_B0_14P	B8	B0_L14_P MIPI_RX1_RST
DIFFIO_B0_14N	A8	B0_L14_N MIPI_RX1_PDN
DIFFIO_B0_15P/GCLK19/PLL0_CLK0/PLL1_CLK0	D9	B0_L15_P TPAD
DIFFIO_B0_15N/GCLK18/PLL0_CLK1/PLL1_CLK1	C9	B0_L15_N MIPI_CSI_CLK1
DIFFIO_B0_16P/GCLK17/PLL0_CLK2/PLL1_CLK2	B9	B0_L16_P ETH_MDIO
DIFFIO_B0_16N/GCLK16/PLL0_CLK3/PLL1_CLK3	A9	B0_L16_N ETH_MDC
DIFFIO_B0_17P/GCLK15/PLL0_CLK4/PLL1_CLK4	D11	B0_L17_P ETH_RX_DV
DIFFIO_B0_17N/GCLK14/PLL0_CLK5/PLL1_CLK5	C11	B0_L17_N ETH_RXC
DIFFIO_B0_18P/GCLK13/PLL0_CLK6/PLL1_CLK6	C10	B0_L18_P MIPI_CSI_CLK_P
DIFFIO_B0_18N/GCLK12/PLL0_CLK7/PLL1_CLK7	A10	B0_L18_N MIPI_CSI_CLK_N
DIFFIO_B0_19P	G9	B0_L19_P ETH_TXC
DIFFIO_B0_19N/VREF_B0	F9	B0_L19_N ETH_TX_EN
DIFFIO_B0_20P	B11	B0_L20_P MIPI_CSI_D2_P
DIFFIO_B0_20N	A11	B0_L20_N MIPI_CSI_D2_N
DIFFIO_B0_21P	G11	B0_L21_P
DIFFIO_B0_21N	F10	B0_L21_N
DIFFIO_B0_22P	B12	B0_L22_P MIPI_CSI_D0_P
DIFFIO_B0_22N	A12	B0_L22_N MIPI_CSI_D0_N
DIFFIO_B0_23P	F11	B0_L23_P
DIFFIO_B0_23N	E11	B0_L23_N
DIFFIO_B0_24P	D12	B0_L24_P
DIFFIO_B0_24N	C12	B0_L24_N
DIFFIO_B0_27P	C13	B0_L27_P MIPI_CSI_D3_P
DIFFIO_B0_27N	A13	B0_L27_N MIPI_CSI_D3_N
DIFFIO_B0_28P	F12	B0_L28_P
DIFFIO_B0_28N	E12	B0_L28_N
DIFFIO_B0_29P	B14	B0_L29_P ETH_TXD2
DIFFIO_B0_29N/VREF_B0	A14	B0_L29_N ETH_TXD3
DIFFIO_B0_30P/STB_CTRL7	F13	B0_L30_P ETH_TXD0
DIFFIO_B0_30N/STB_CTRL6	E13	B0_L30_N ETH_TXD1
DIFFIO_B0_31P/STB_CTRL5	C15	B0_L31_P MIPI_CSI_D1_P
DIFFIO_B0_31N/STB_CTRL4	A15	B0_L31_N MIPI_CSI_D1_N
DIFFIO_B0_32P/STB_CTRL3	D14	B0_L32_P ETH_RXD2
DIFFIO_B0_32N/STB_CTRL2	C14	B0_L32_N ETH_RXD3
DIFFIO_B0_33P/STB_CTRL1	B16	B0_L33_P ETH_RXD0
DIFFIO_B0_33N/STB_CTRL0	A16	B0_L33_N ETH_RXD1

U-PGL25G-MBG324

G11,F10 F11,E11 D12,C12 F12,E12

蓝色字体8个引脚仅25G可用, 50G不可用


棕色字体标识为底板拓展接口差分对

红色字体标识为专用

U1B

DIFFI_B1_0P/ADR25	F15	DDR3_CS_N
DIFFI_B1_0N/ADR24/VREF_B1	F16	DDR3_VREF
DIFFI_B1_7P/ADR23	C17	DDR3_A13
DIFFI_B1_7N/ADR22	C18	DDR3_A14
DIFFI_B1_8P/ADR21	F14	DDR3_RESET_N
DIFFI_B1_8N/ADR20	G14	DDR3_A11
DIFFI_B1_9P/ADR19	D17	DDR3_CKE
DIFFI_B1_9N/ADR18	D18	DDR3_A12
DIFFI_B1_10P/ADR17	H12	DDR3_A8
DIFFI_B1_10N/ADR16	G13	DDR3_A9
DIFFI_B1_11P/ADR15	E16	DDR3_A10
DIFFI_B1_11N/ADR14	E18	DDR3_A4
DIFFI_B1_12P/ADR13	K12	DDR3_WE_N
DIFFI_B1_12N/ADR12	K13	DDR3_BA2
DIFFI_B1_13P/ADR11	F17	DDR3_A7
DIFFI_B1_13N/ADR10	F18	DDR3_A2
DIFFI_B1_14P/ADR9	H13	DDR3_BA0
DIFFI_B1_14N/ADR8	H14	DDR3_BA1
DIFFI_B1_15P/ADR7	H15	DDR3_A0
DIFFI_B1_15N/ADR6	H16	DDR3_A1
DIFFI_B1_16P/ADR5	G16	DDR3_CLK_P
DIFFI_B1_16N/ADR4	G18	DDR3_CLK_N
DIFFI_B1_17P	J13	DDR3_A3
DIFFI_B1_17N	K14	DDR3_ODT
DIFFI_B1_18P/GCLK11/PLL0_CLK8/PLL1_CLK8	L12	DDR3_A5
DIFFI_B1_18N/GCLK10/PLL0_CLK9/PLL1_CLK9	L13	DDR3_A6
DIFFI_B1_19P/GCLK9/PLL0_CLK10/PLL1_CLK10	K15	DDR3_RAS_N
DIFFI_B1_19N/GCLK8/PLL0_CLK11/PLL1_CLK11	K16	DDR3_CAS_N
DIFFI_B1_21P/GCLK7/PLL2_CLK8/PLL3_CLK8	L15	DDR3_UDM
DIFFI_B1_21N/GCLK6/PLL2_CLK9/PLL3_CLK9	L16	DDR3_LDM
DIFFI_B1_22P/GCLK5/PLL2_CLK10/PLL3_CLK10	H17	DDR3_DQ4
DIFFI_B1_22N/GCLK4/PLL2_CLK11/PLL3_CLK11	H18	DDR3_DQ5
DIFFI_B1_23P/ADR3	J16	DDR3_DQ6
DIFFI_B1_23N/ADR2	J18	DDR3_DQ7
DIFFI_B1_24P/ADR1	K17	DDR3_DQS_P0
DIFFI_B1_24N/ADR0	K18	DDR3_DQS_N0
DIFFI_B1_25P/BFCS_N	L17	DDR3_DQ2
DIFFI_B1_25N/BFOE_N	L18	DDR3_DQ3
DIFFI_B1_26P/BFWE_N	M16	DDR3_DQ0
DIFFI_B1_26N/BLDC	M18	DDR3_DQ1
DIFFI_B1_28P/BHDC	N17	DDR3_DQ8
DIFFI_B1_28N	N18	DDR3_DQ9
DIFFI_B1_29P	P17	DDR3_DQ10
DIFFI_B1_29N	P18	DDR3_DQ11
DIFFI_B1_30P	N15	DDR3_DQS_P1
DIFFI_B1_30N	N16	DDR3_DQS_N1
DIFFI_B1_31P	T17	DDR3_DQ12
DIFFI_B1_31N	T18	DDR3_DQ13
DIFFI_B1_32P	U17	DDR3_DQ14
DIFFI_B1_32N	U18	DDR3_DQ15
DIFFI_B1_33P	M14	LED0
DIFFI_B1_33N/VREF_B1	N14	DDR3_VREF
DIFFI_B1_36P	L14	LED1
DIFFI_B1_36N	M13	R3 240R
DIFFI_B1_39P/WAKEUP	P15	LED2
DIFFI_B1_39N/DOUT_BUSY	P16	LED3

U-PGL25G-MBG324



Title: 01_FPGA_Bank0_Bank1.SchDoc			Cannot open file D:\Program Files\Altium\My Template\正点L OGO竖.png. File does not
Project: ATK-CFPGL25G_50GF.PrjPcb			
Size: A4	Author: ALIENTEK		
Date: 2024/2/5	Version: V1.2	Sheet: 1 of 7	

	1	2	3	4						
A	UIC	U3 V3 N5 P6 T4 V4 R3 T3 U5 V5 R5 T5 N6 P7 R7 T7 T6 V6 N7 P8 U7 V7 U8 V8 M8 N8 T9 V9 R8 T8 U10 V10 R10 T10 U11 V11 M10 N9 N10 P11 T12 V12 R11 T11 M11 N11 U13 V13 N12 P12 T14 V14 U15 V15 R13 T13 U16 V16 R15 T15	FPGA_INIT_FLAG_N QSPI_CS KEY0 KEY1 MIPI_CTP_RST MIPI_CTP_INT MIPI_CTP_SDA MIPI_CTP_SCL REMOTE_IN BEEP B2_L12_P B2_L12_N B2_L13_P B2_L13_N KEY2 KEY3 B2_L15_P B2_L16_P B2_L16_N B2_L17_P B2_L17_N B2_L19_P B2_L19_N SDIO_D0 SDIO_D1 B2_L21_P FPGA_PLL0_50MHz B2_L22_P B2_L22_N HDMI_FD0_P HDMI_FD0_N B2_L24_P B2_L24_N HDMI_FD1_P HDMI_FD1_N SDIO_D2 SDIO_D3 SDIO_SCK SDIO_CMD B2_L29_P B2_L29_N B2_L30_P B2_L30_N B2_L31_P B2_L31_N B2_L32_P B2_L32_N FPGA_MODE1 B2_L33_N QSPI_D2 QSPI_D3 HDMI_FD2_P HDMI_FD2_N QSPI_D1 QSPI_D0 HDMI_FCLK_P HDMI_FCLK_N QSPI_CLK FPGA_MODE0	RS485_TX GBC_KEY	UID	DIFFI_B3_0P DIFFI_B3_0N/VREF_B3 DIFFI_B3_7P DIFFI_B3_7N DIFFI_B3_8P DIFFI_B3_8N DIFFI_B3_9P DIFFI_B3_9N DIFFI_B3_10P DIFFI_B3_10N DIFFI_B3_11P DIFFI_B3_11N DIFFI_B3_12P DIFFI_B3_12N DIFFI_B3_13P DIFFI_B3_13N DIFFI_B3_14P DIFFI_B3_14N DIFFI_B3_15P DIFFI_B3_15N DIFFI_B3_16P DIFFI_B3_16N DIFFI_B3_17P DIFFI_B3_17N DIFFI_B3_18P/GCLK21/PLL0_CLK13/PLL1_CLK13 DIFFI_B3_18N/GCLK20/PLL0_CLK12/PLL1_CLK12 DIFFI_B3_19P/GCLK23/PLL0_CLK15/PLL1_CLK15 DIFFI_B3_19N/GCLK22/PLL0_CLK14/PLL1_CLK14 DIFFI_B3_21P/GCLK25/PLL2_CLK13/PLL3_CLK13 DIFFI_B3_21N/GCLK24/PLL2_CLK12/PLL3_CLK12 DIFFI_B3_22P/GCLK27/PLL2_CLK15/PLL3_CLK15 DIFFI_B3_22N/GCLK26/PLL2_CLK14/PLL3_CLK14 DIFFI_B3_23P DIFFI_B3_23N DIFFI_B3_24P DIFFI_B3_24N DIFFI_B3_25P DIFFI_B3_25N DIFFI_B3_26P DIFFI_B3_26N DIFFI_B3_28P DIFFI_B3_28N DIFFI_B3_29P DIFFI_B3_29N DIFFI_B3_30P DIFFI_B3_30N DIFFI_B3_31P DIFFI_B3_31N DIFFI_B3_32P DIFFI_B3_32N DIFFI_B3_33P DIFFI_B3_33N/VREF_B3 DIFFI_B3_38P DIFFI_B3_38N DIFFI_B3_39P DIFFI_B3_39N/VREF_B3	C2 C1 F6 F5 E4 D3 H7 G6 D2 D1 F4 E3 E1 H6 H5 F2 F1 J7 J6 G3 G1 L7 K6 H4 H3 L5 K5 K4 K3 H2 H1 J3 J1 L4 L3 K2 K1 L2 L1 M3 M1 N2 N1 P2 P1 T2 T1 U2 U1 L6 M5 P4 P3 N4 N3	B3_L0_P B3_L0_N B3_L7_P B3_L7_N B3_L8_P B3_L8_N B3_L9_P B3_L9_N B3_L10_P B3_L10_N B3_L11_P B3_L11_N B3_L12_P B3_L12_N B3_L13_P B3_L13_N B3_L14_P B3_L14_N B3_L15_P B3_L15_N B3_L16_P B3_L16_N B3_L17_P B3_L17_N B3_L18_P B3_L18_N B3_L19_P B3_L19_N B3_L21_P B3_L21_N B3_L22_P B3_L22_N B3_L23_P B3_L23_N B3_L24_P B3_L24_N B3_L25_P B3_L25_N B3_L26_P B3_L26_N B3_L28_P B3_L28_N B3_L29_P B3_L29_N B3_L30_P B3_L30_N B3_L31_P B3_L31_N B3_L32_P B3_L32_N B3_L33_P B3_L33_N B3_L38_P B3_L38_N B3_L39_P B3_L39_N	UART1_RX UART1_TX LCD_B6 LCD_R3 LCD_R2 LCD_R5 LCD_R4 LCD_VSYNC LCD_HSYNC LCD_RST T_PEN LCD_G1 LCD_G0 T_SCK T_MISO LCD_B3 LCD_B2 LCD_BL LCD_DE LCD_R7 LCD_R6 LCD_G7 LCD_G6 LCD_B1 LCD_B0 LCD_CLK LCD_B7 LCD_G5 LCD_G4 LCD_R1 LCD_R0 T_MOSI T_CS LCD_G3 LCD_G2 LCD_B5 LCD_B4 CMOS_PWDN CMOS_PCLK CMOS_D1 CMOS_RESET CMOS_XCLK CMOS_D7 CMOS_D6 CMOS_D4 CMOS_D5 CMOS_D3 CMOS_D2 CMOS_D0 CMOS_SDA CMOS_HREF CMOS_VSYNC CMOS_SCL IIC_SDA IIC_SCL	EEPROM/RTC/6_AIXS
B										
C										
D	U-PGL25G-MBG324		U-PGL25G-MBG324							
	1	2	3	4						

Title: 02_FPGA_Bank2_Bank3.SchDoc

Project: ATK-CFPGL25G_50GF.PrjPcb

Size: A4

Date: 2024/2/5


Author: ALIENTEK

Version: V1.2


Sheet: 2 of 7

Cannot open file D:\Program Files\Altium\My Template\正点L OGO竖.png. File does not


Title: 02_FPGA_Bank2_Bank3.SchDoc	Cannot open file		
Project: ATK-CFPGL25G_50GF.PrjPcb	D:\Program		
Size: A4	Author: ALIENTEK	Files\Altium\My	
Date: 2024/2/5	Version: V1.2	Sheet: 2 of 7	Template\正点L
			OGO竖.png
			File does not







PWR



IO BANK电压分配:
FPGA_IOB0_VCG 1.8V
FPGA_IOB1_VCG 1.35V
FPGA_IOB2_VCG 3.3V
FPGA_IOB3_VCG 3.3V





DDR




DDR_VTT

参考电源选择: VTT电源和电阻分压二选一



Title: 05_DDR3.SchDoc			Cannot open file D:\Program Files\Altium\My Template\正点L OGO竖.png. File does not
Project: ATK-CFPG25G_50GF.PrjPcb			
Size: A4	Author: ALIENTEK		
Date: 2024/2/5	Version: V1.2	Sheet: 5 of 7	

PMIC



Title: 06_Power Supply.SchDoc			Cannot open file D:\Program Files\Altium\My Template\正点L OGO竖.png File does not
Project: ATK-CFPG25G_50GF.PrjPcb			
Size: A4	Author: ALIENTEK		
Date: 2024/2/5	Version: V1.2	Sheet: 6 of 7	

