

PG2L100H Gigabit Ethernet Application Guide

(V1.0)

(13.05.2020)

Shenzhen Pango Microsystems Co., Ltd.

All Rights Reserved. Any infringement will be subject to legal action.

Revisions History

Document Revisions

Version	Date of Release	Revisions
V1.0	13.05.2020	Initial release.

Application Example for Reference Only

Table of Contents

Revisions History	1
Table of Contents	2
Tables	3
Figures	4
Chapter 1 Overview.....	5
1.1 Introduction	5
1.2 Design Information.....	5
1.3 Resource Usage.....	5
Chapter 2 Function Description	6
2.1 Register Configuration Operation	6
2.2 Transmit Operation.....	6
2.3 Receive Operation.....	7
2.4 RGMII Interface Conversion Operation.....	8
Chapter 3 Reference Design.....	9
3.1 Reference Function Design	9
3.2 Reference Design Interface List	9
3.3 Reference Design Project Directory	10
3.4 Reference Design Simulation	11
3.5 Reference Design On-board Verification	11
Disclaimer.....	13

Tables

Table 1-1 Design Information.....	5
Table 1-2 Resource Usage Rate	5
Table 3-1 Interface Definitions and Descriptions	9

Application Example for Reference Only

Figures

Figure 2-1 Transmit Timing Diagram.....	6
Figure 2-2 Reception Timing Diagram.....	7
Figure 2-3 Interface Conversion Operation	8
Figure 3-1 Reference Design Function Block Diagram	9
Figure 3-2 File Directory	10
Figure 3-3 Transmitter Data Timing	11
Figure 3-4 Receiver Data Timing	11
Figure 3-5 Wiresharke Data Packet Capture.....	12

Chapter 1 Overview

1.1 Introduction

This is an application document for the PG2L100H Ethernet Interface product launched by Shenzhen Pango Microsystems Co., Ltd. It mainly introduces the function list, design architecture, interface definition, interface timing, supported devices and reference designs of Ethernet.

1.2 Design Information

Table 1-1 Design Information

Supported Devices	PG2L100H
Hardware Environment	PG2L100KF01_A1 board
Software	Pango Design Suite 2020.1-SP1
Simulation Tool	Modelsim10.2c

1.3 Resource Usage

Table 1-2 Resource Usage Rate

	Logic Utilization	Used	Available	Utilization(%)
1	APM	0	240	0
2	FF	1480	133200	2
3	LUT	1865	66600	3
4	Distributed RAM	0	19900	0
5	DRM	2	155	2
6	IO	29	300	10
7	RCKB	0	24	0
8	SCANCHAIN	1	1	100
9	USCM	4	32	13
10	CCS	1	1	100
11	ADC	0	1	0
12	DDR_PHY	0	24	0
13	HSSTLP	0	2	0
14	GPLL	1	6	17
15	PPLL	0	6	0
16	DDRPHY_CPD	0	12	0
17	HCKB	0	96	0
18	IOCKB	0	24	0
19	MRCKB	0	12	0
20	PCIE	0	1	0
21	DDRPHY_IOCLK_DIV	0	6	0

Chapter 2 Function Description

2.1 Register Configuration Operation

Users can achieve various working modes of the Ethernet MAC layer through register configuration. Users can read from and write to PHY registers via APB interface, and TS_MAC IP will convert APB interface signals into MDIO interface signals to read and write PHY registers. For detailed register descriptions and APB read and write register operations, please refer to the "*Titan Family 10/100/1000M Ethernet MAC IP User Guide V1.6*".

2.2 Transmit Operation

During transmission, users transmit data to the MAC through the user interface, which is then packaged in MAC frame format in the MAC transmitter. MAC parameter configuration determines whether to perform short frame padding and whether to add a frame check sequence. According to frame interval parameters and MAC interface configuration parameters, the data is transmitted through the RGMII interface to PHY.




Figure 2-1 Transmit Timing Diagram

1. When transmitting a frame, first pull the tsmac_tstart signal high.
2. When detecting tsmac_tpnd has been pulled high for three cycles, pull down the tsmac_tstart signal.
3. When tsmac_tpnd is pulled high in the third cycle, transmit the first data tsmac_tdata[7:0].
4. When transmitting the last data, pull the tsmac_tlast signal high for a cycle indicates the end of a transmission. In this mode, FCS is provided by the user, therefore, via IP module, only the preamble and SFD are attached to the front before transmission.

2.3 Receive Operation

During reception, MAC receives data from PHY through RGMII, discarding inactive data frames, and decomposing the data into the format required by the user. After removing the frame preamble, frame delimiter, and frame check sequence (whether the frame check sequence is removed depending on the actual configuration), finally, the user receives data through the user interface.




Figure 2-2 Reception Timing Diagram

1. PHY transmits a frame of data to MAC via the GMII interface.
2. MAC begins to output a frame of data tsmac_rdata[7:0], and pulls the tsmac_rvalid signal high.
3. For the last data, MAC pulls down tsmac_rvalid, and pulls high tsmac_rlast by one cycle.

2.4 RGMII Interface Conversion Operation

To adapt to RGMII interface of PHY chip, it is necessary to convert the GMII interface to the RGMII interface. RGMII interface employs the working mode of simultaneous sampling on both rising and falling edges. The specific conversion operation needs to be implemented through GTP_ISERDES_E2 and GTP_OSERDES_E2, as shown below.




Figure 2-3 Interface Conversion Operation

Chapter 3 Reference Design

3.1 Reference Function Design




Figure 3-1 Reference Design Function Block Diagram

The user can test if the Ethernet interface can transmit and receive data correctly by docking two boards, or judge whether the received data packets meet the Ethernet standards through packet capture software on the host computer. PG2L100KF01_A1 board has two Ethernet interfaces, and Ethernet0 interface (J7) is used in this reference design.

3.2 Reference Design Interface List

Table 3-1 Interface Definitions and Descriptions

Port	Width	Input/Output	Description
free_clk	1	Input	External reference clock, 50MHz by default
external_rst	1	Input	System reset signal, reset at a low level
phy_rst_n	1	Output	PHY chip reset signal
rx_clki	1	Input	RGMII receive clock signal
phy_rx_dv	1	Input	RGMII receive control signal
phy_rxd0	1	Input	RGMII receive data signal
phy_rxd1	1	Input	RGMII receive data signal
phy_rxd2	1	Input	RGMII receive data signal

Port	Width	Input/Output	Description
phy_rxd3	1	Input	RGMII receive data signal
l0_sgmmi_clk_shft	1	Output	RGMII transmit clock signal
phy_tx_en	1	Output	RGMII transmit control signal
phy_txd0	1	Output	RGMII transmit data signal
phy_txd1	1	Output	RGMII transmit data signal
phy_txd2	1	Output	RGMII transmit data signal
phy_txd3	1	Output	RGMII transmit data signal
mdc	1	Output	MII interface module management clock
mdio	1	Input/Output	MII interface module management data input and output

3.3 Reference Design Project Directory

The reference design project directory is shown in the figure below.

```

└─ pango_evb_ethernet_demo_top (pango_evb_ethernet_demo_top.v)
    └─ IP pll_tx_inst - pll_tx (pll_tx.idf)
    └─ U1_reset_sync - cross_reset_sync (cross_reset_sync.v)
    └─ U_config_tsmac_phy - config_reg (config_reg.v)
    └─ U_tsmac_phy - tsmac_phy (tsmac_phy.v)
    └─ U_tx_sm_phy - tx_sm (tx_sm.v)

```

Figure 3-2 File Directory

pango_evb_ethernet_demo_top: Top-level file

pll_tx_inst: Generates 125M RGMII transmit clock and 50M configuration clock through PLL

u1_reset_sync: External reset debounce module

U_config_tsmac_phy: Configures the Ethernet MAC layer's working mode

U_tsmac_phy: TS-MAC IP reference design and RGMII interface conversion

U_tx_sm_phy: Packet transmission module, generating the user-side transmission data

RGMII receive clock and data output through the PHY chip may exhibit phase offset, causing incorrect data sampling. Users can use the GTP_IODELAY_E2 unit to adjust the RGMII receive clock delay to ensure correct sampling.

Offset	Hex	ASCII
0000	ff ff ff ff ff ff 50 51	
0010	82 03 84 05 06 67 88 09	
0020	12 93 14 95 96 17 18 99	
0030	22 a3 24 a5 a6 27 28 a9	
0040	b2 33 b4 35 36 b7 b8 39	
0050	42 c3 44 c5 c6 47 48 c9	
0060	d2 53 d4 55 56 d7 d8 59	
0070	e2 63 e4 65 66 e7 e8 69	
0080	f2 f3 74 f5 f6 77 78 f9	
0090	82 03 84 05 06 87 88	
0000	52 53 54 55 00 89 00 81PQ RSTU....
0010	0a 8b 0c 8d 8e 0f 90 11
0020	9a 1b 9c 1d 1e 9f a0 21!
0030	aa 2b ac 2d 2e af 30 b1	."\$.%('+-.,0.
0040	3a bb 3c bd be 3f c0 41	.3.56.9 :;@.P.A
0050	ca 4b cc 4d 4e cf 50 d1	B.D.,GH, .K.MN.P.
0060	5a db 5c dd de 5f 60 e1	.S.UV.,Y Z.,..
0070	6a eb 6c ed ee 6f 70 71	.c.ef.i j.l.o.q
0080	fa 7b 7c 7d 7e ff 00 81	r.t..wx. .(.)...
0090	

Figure 3-5 Wiresharke Data Packet Capture

Figure 3-5 Wiresharke Data Packet Capture

Disclaimer

Copyright Notice

This document is copyrighted by Shenzhen Pango Microsystems Co., Ltd., and all rights are reserved. Without prior written approval, no company or individual may disclose, reproduce, or otherwise make available any part of this document to any third party. Non-compliance will result in the Company initiating legal proceedings.

Disclaimer

1. This document only provides information in stages and may be updated at any time based on the actual situation of the products without further notice. The Company assumes no legal responsibility for any direct or indirect losses caused by improper use of this document.
2. This document is provided "as is" without any warranties, including but not limited to warranties of merchantability, fitness for a particular purpose, non-infringement, or any other warranties mentioned in proposals, specifications, or samples. This document does not grant any explicit or implied intellectual property usage license, whether by estoppel or otherwise.
3. The Company reserves the right to modify any documents related to its series products at any time without prior notice.
4. The information contained in this document is intended to assist users in resolving application-related issues. While we strive for accuracy, we cannot guarantee that the document is entirely free from flaws. Should any functional abnormalities and performance degradation arise due to deviation from the prescribed procedures outlined herein, our company will neither be held liable nor concede that such issues stem from product deficiencies. The solutions presented in this document are just one of the feasible options and cannot cover all application scenarios. Consequently, if users encounter functional abnormalities or performance degradation despite adhering to the prescribed procedures outlined herein, we cannot assure that such issues are indicative of product deficiencies