

# PG2L100H\_FBG484

(PK04003, V1.2) (13.07.2023)

Shenzhen Pango Microsystems Co., Ltd.
All Rights Reserved. Any infringement will be subject to legal action.



# **Revisions History**

#### **Document Revisions**

Version	Date of Release	Revisions	
V1.2	13.07.2023	Initial release	

(PK04003, V1.2) 1/30



### **About this Manual**

#### **Terms and Abbreviations**

Terms and Abbreviations	Full Spelling
POD	Package Outline Drawing

(PK04003, V1.2) 2 / 30



## **Table of Contents**

Revisions History	1
About this Manual	2
Table of Contents	3
Tables	4
Figures	5
Chapter 1 Introduction to Packaging	6
Chapter 2 Package Dimension and Pin	7
2.1 Package Dimension	7
2.2 Pin Definitions	9
2.2.1 Pin Name List	16
2.2.2 Thermal Resistance	28
Chapter 3 Welding Requirements	29
Disclaimer	30



### **Tables**

Table 2-1 Dimensional Values	7
Table 2-2 Product Pin Definitions	9
Table 2-3 Pin Name List	16
Table 2-4 Thermal Resistance	28
Table 3-1 Welding requirements	29



# **Figures**

Figure 2-1 Package Outline Dimension (POD)	8
Figure 3-1 Welding Temperature Curve	29

(PK04003, V1.2) 5 / 30



### **Chapter 1 Introduction to Packaging**

PG2L100H\_FBG484 uses a Wire-Bond BGA type of packaging. Package size: 23x23mm; Number of balls: 484; Ball pitch: 1.0mm; Maximum package thickness: 2.35mm

(PK04003, V1.2) 6/30



### **Chapter 2 Package Dimension and Pin**

### 2.1 Package Dimension

Table 2-1 Dimensional Values

Note: Unit in millimeter

Dimension Symbol	Value			Dimension	Value		
	Min.	Тур.	Max.	Symbol	Min.	Typ.	Max.
A	2.05	2.20	2.35	С	0.51	0.56	0.61
A1	0.37	0.47	0.57	e	-	1.0	-
A2	1.12	1.17	1.22	b	0.50	0.60	0.70
D	22.8	23.0	23.2	aaa			0.20
E	22.8	23.0	23.2	ссс			0.20
D1	-	21.0	-	ddd	-	-	0.15
E1	_	21.0	-	eee	-	-	0.25
D2	19.30	19.5	19.70	D3	-	14.7	-
E2	19.30	19.5	19.70	E3	-	14.7	-

(PK04003, V1.2) 7 / 30






Figure 2-1 Package Outline Dimension (POD)

Note: Pin #1 is the pin 1 position of the chip.

(PK04003, V1.2) 8 / 30



#### **2.2 Pin Definitions**

PG2L100H\_FBG484 has 285 user IOs.

Table 2-2 Product Pin Definitions

PIN Name	PIN Type	PIN Direction	PIN Description
General PIN			
			General pin; (1) "DIFFIO" indicates the pin supports differential input/output and can be used for transmitting and receiving LVDS signals; (2) " XX " indicates bank numbers, which can be L3, L4, L5, L6, R4, R5; (3) " G " indicates belonging to a memory group; (4) " Y " indicates the group number in a bank, each of which contains four groups; (5) "NN" indicates the sequence number of
DIFFIO_XX_GY_NN[P,N]	General	Input/Output	programmable IO pairs in a bank, increasing from 0, a bank contains 24 difference pairs; (6) In "[N,P]", "P" indicates the positive end of the differential pair and "N" indicates the negative end; During initialization (clear configuration memory), all general pins remain in Tri-state, if IO_STATUS_C pin is low level, enable internal weak pull-up resistors. During configuration, all general pins remain in Tri-state except those need to be used for the multiplexed configuration IOs, if IO_STATUS_C pin is low level, enable internal weak pull-up resistors.
SIO_XX_NN	General	Input/Output	General pin; (1) " SIO " indicates the pin only supports single ended input/output; (2) " XX " indicates bank numbers, which can be L3, L4, L5, L6, R4, R5; (3) "NN" indicates the sequence number of programmable IO in a bank, increasing from 0, a bank contains 2 single ended IOs; During initialization (clear configuration memory), all general pins remain in Tri-state, if IO_STATUS_C pin is low level, enable internal weak pull-up resistors. During configuration, all general pins remain in Tri-state except those need to be used for the multiplexed configuration IOs, if IO_STATUS_C pin is low level, enable internal weak pull-up resistors.
Configuration PIN			
INIT_FLAG_N	Dedicated	Bidirectional (open-drain)	Initialization and configuration status dedicated pin: When it is low, it indicates that the FPGA is being initialized (clear configuration memory) or a configuration error has occurred.  The pin has an internal weak pull-up resistor that is enabled during configuration;  When the FPGA powers up completion, the pin is driven to low level. Once the FPGA completes initialization, the pin is released. During the power up and initialization process, this pin can accept an external low level input to delay the configuration process.  When the FPGA detects high level input on this pin after initialization, the FPGA starts the configuration process.

(PK04003, V1.2) 9/30



PIN Name	PIN Type	PIN Direction	PIN Description
			During configuration, this pin serves as an output for the configuration error indication state, low level indicates that an error occurred.  This pin should be connected to VCCIOCFG via an external pull-up resistor of no more than 4.7K.  After the configuration is complete, user can configure weak pull-up or float state for this pin.
CFG_DONE	Dedicated	Bidirectional (open-drain)	Dedicated configuration status pin, built in weak pull-up resistor about 10K.  Output as the configuration completion indicator, high level indicates that the configuration is complete. This pin is an open-drain output. When the FPGA powers up completion, the pin is driven to low level before or during configuration. Once all configuration data are correctly received and the start-up timing is commenced, this pin is released.  After the configuration is complete, the pin can be driven externally to low level, Once the internal start-up timing finds that the external DONE pin is low, the internal start-up circuit stops until the external pin is high.  After the configuration is complete, user can configure weak pull-up or float state for this pin.
RSTN	Dedicated	Input	Dedicated configuration reset pin, built in weak pull-up resistor and always effective.  For restarting configuration logic and configuration memory, active-low.  When this pin is low, the FPGA configuration memory is emptied and a new configuration process begins. The configuration logic reset begins with the Falling edge of the pin, and the configuration process begins with the rising edge of the pin.  This pin should be connected to VCCIOCFG via an external pull-up resistor of no more than 4.7K.  Keeping this pin low during power up does not put the FPGA configuration logic in a reset state.  After the configuration is complete, user can configure weak pull-up or float state for this pin.
CFG_CLK	Dedicated	Input/Output	Configuration clock pin. Except for the JTAG configuration mode, the configuration process of the FPGA is synchronize by this clock in other modes. In the slave serial and slave parallel configuration modes, the pin serves as a clock input to obtain configuration data from external sources.  In the master SPI configuration mode, the pin serves as a clock output to obtain configuration data from external sources and an external pull-up resistor of 1K is required. When the clock is not needed (such as in the JTAG mode), this pin is in the High-Z state.  After the configuration is complete, user can configure weak pull-up or float state for this pin.
TCK	Dedicated	Input	Test clock input pin compliant with IEEE STD 1149.1 and provides a clock for the JTAG chain of the FPGA. Internal weak pull-up resistor is connected to VCCIOCFG and always effective.
TMS	Dedicated	Input	Dedicated JTAG test mode selection input pin. Internal weak pull-up resistor is connected to VCCIOCFG and always effective.
TDI	Dedicated	Input	Dedicated JTAG test data input pin. Internal weak pull-up resistor is connected to

(PK04003, V1.2) 10 / 30



PIN Name	PIN Type	PIN Direction	PIN Description
			VCCIOCFG and always effective.
TDO	Dedicated	Output	Dedicated JTAG test data output pin Internal weak pull-up resistor is connected to VCCIOCFG and always effective.
MODE_2	Dedicated	Input	Dedicated configuration pin, used for selecting configuration modes, built in weak pull-up resistor. This pin should be connected to VCCIOCFG via an external pull-up resistor of no more than 1K, or connected to VSS via an external pull-down resistor of no more than 1K.
MODE_1	Dedicated	Input	Dedicated configuration pin, used for selecting configuration modes, built in weak pull-up resistor. This pin should be connected to VCCIOCFG via an external pull-up resistor of no more than 1K,or connected to VSS via an external pull-down resistor of no more than 1K.
MODE_0	Dedicated	Input	Dedicated configuration pin, used for selecting configuration modes, built in weak pull-up resistor. This pin should be connected to VCCIOCFG via an external pull-up resistor of no more than 1K,or connected to VSS via an external pull-down resistor of no more than 1K.
SCBV	Dedicated	Input	The pins are always effective on BANKCFG, but only on BANK which the multiplexing configuration pins are located during configuration.  When the voltage of VCCIOCFG is 2.5V or 3.3V, the pin must be connected to high level and can be connected directly to the VCCIOCFG. When the voltage of VCCIOCFG is 1.8V or lower, the pin must be connected to low level and can be connected directly to the ground. Note: The pin must be used in conjunction with the software, and the SCBV selection in the bitstream setting must be consistent with the hardware setting.  For details about the SCBV pin pull-up/pull-down level corresponds to the configured BANK power, see "UG040012 Logos2 Family Hardware Design Guide".
FCS_N	Multiplexed	Output	Multi-function configuration pin, used for the Master SPI configuration mode.  (1) In the Master SPI X1, X2 and X4 modes, this pin outputs a chip select signal to external flash, active-low. And should be connected to VCCIO via an external pull-up resistor of no more than 4.7K.  (2) In the other configuration modes or in initialization process, the pin acts as a general pin in a high-Z or weak pull-up state.  (3) After the configuration is complete, the pin serves as a general pin.
MOSI_D0	Multiplexed	Input/Output	Multi-function configuration data pin.  (1) "MOSI", in the master SPI X1 mode; this pin used for serial data output and connects to the data input pin of the external SPI flash (such as DQ0,D,SI,IO0, etc). After the command and address are sent to the external SPI flash, the pin output high-Z or weak pull-up, depending on the state of the IO_STATUS_C pin.  (2) In the master SPI X2, X4 and X8 modes, the pin is bidirectional data port, as command and address output to the external SPI flash. Receive the lowest bit data from the external SPI flash. The pin connects to the bidirectional data pin of the external SPI flash (such as DQ0,D,SI,IO0, etc).

(PK04003, V1.2) 11/30



PIN Name	PIN Type	PIN Direction	PIN Description
			(3) "D0", in the slave parallel mode, this pin serves as the D[0] bit of the data bus.
			(4) In the other configuration modes or in initialization process, the pin acts as a general pin in a high-Z or weak
			pull-up state.
			(5) After the configuration is complete, the pin serves as a general pin.
			Multi-function configuration data pin.
			(1) In the master SPI X1 mode, "MISO" serves as data
			input and connects to the data output pin of the external
			SPI flash (such as DQ1,Q,SO,IO1, etc).
			(2) In the master SPI X2, X4 and X8 modes, "D1"
			connects to the second serial data output pin of the
			external SPI flash (such as DQ1,Q,SO,IO1, etc). (3) In the slave parallel mode, this pin serves as the D[1]
MISO_D1_DI	Multiplexed	Input/Output	bit of the data bus.
MISO_D1_D1	Manapiezea	Input Output	(4) In the slave serial mode, "D1" serves as data input
			pin.
			(5) In the other configuration modes or in initialization
			process, the pin acts as a general pin in a high-Z or weak
			pull-up state. In the other configuration modes(such as
			JTAG), the state on the pin is ignored (6) After the configuration is complete, the pin serves as
			a general pin.
			Multi-function configuration data pin.
			(1) In the master SPI X4 and X8 modes, serve as data
			input and connects to the data output pin of the external
			SPI flash. "D2" connects to the third bit data output pin
			of the external SPI flash(such as DQ2, W#, WP#, IO2,
			etc). "D3" connects to the fourth bit data output pin of the external SPI flash(such as DQ3,HOLD#, IO3, etc).
D. ( a )		* 10	These pins should be connected to VCCIO via an
D[2, 3]	Multiplexed	Input/Output	external weak pull-up resistor of 4.7K.
			(2) In the slave parallel mode, these pins serve as the
			D[3:2] bits of the data bus.
			(3) In the other configuration modes or in initialization
			process, these pins act as general pins in a high-Z or weak pull-up state.
			(4) After the configuration is complete, these pins serve
			as general pins.
			Multi-function configuration data pin.
			(1) In the master SPI X8 mode, connect to the second
			flash in the same way as D[3:0].
			(2) In the slave parallel mode, these pins serve as the D[7:4] bits of the data bus.
D[4,5,6,7]	Multiplexed	Input/Output	(3) In the other configuration modes or in initialization
			process, these pins act as general pins in a high-Z or
			weak pull-up state.
			(4) After the configuration is complete, these pins serve
			as general pins.  Multi-function configuration data pin.
			(1)In the slave parallel X16 and X32 modes, serve as the
			D[15:8] bits of the data bus.
D[0 15]	M <sub>2</sub> -1 <sub>4</sub> :1 · · · · · · · · · · · · · · · · · ·	Immut/O	(2) In the other configuration modes, these pins not be
D[8,,15]	Multiplexed	Input/Output	used and serve as general pins in a high-Z or weak pull-
			up state.
			(3) After the configuration is complete, these pins serve
			as general pins.  Multi-function configuration data pin.
D[16,,31]_A[0,,15]	Multiplexed	Input/Output	(1) In the slave parallel X32 mode, serve as the D[31:16]

(PK04003, V1.2) 12 / 30



PIN Name	PIN Type	PIN Direction	PIN Description
			bits of the data bus. (2) In the other configuration modes, these pins not be
			used and serve as general pins in a high-Z or weak pull-
			up state.
			(3) After the configuration is complete, these pins serve
			as general pins.
			Multi-function configuration pin.
A.F.1.6 203	N. C. 1. 1. 1.		(1) During initialization, these pins not be used and serve
A[16,,28]	Multiplexed	Output	as general pins in a high-Z or weak pull-up state. (2)After the configuration is complete, these pins serve
			as general pins.
			Multi-function configuration pin. For chip select input.
			Active low.
			(1) When it is low level, this pin enables the slave
			parallel mode configuration interface. In the slave
			parallel configuration mode, the external controller can
			select the slave parallel bus of the FPGA by controlling
CS_N	Multiplexed	Input	this pin. Or this pin connected to the previous FPGA CSO_DOUT pin in the slave parallel configuration
			chain.
			(2) In the other configuration modes or in initialization
			process, the pin acts as a general pin in a high-Z or weak
			pull-up state.
			(3) After the configuration is complete, the pin servess
			as a general pin.
			Multi-function configuration pin. For selecting the
			read/write input in the slave parallel configuration mode (high for read and low for write).
			(1) When it is high level, the slave parallel configuration
			mode reads data from the data bus.
			(2) When it is low level, the slave parallel configuration
RWSEL	Multiplexed	Input	mode writes data to the data bus.
KWSLL	Munipiexed	Input	(3) Read and write can be switched only when CS_N is
			high level.
			(4) After the configuration is complete, the pin serves as
			a general pin. (5) In the other configuration modes or in initialization
			process, the pin acts as a general pin in a high-Z or weak
			pull-up state.
			Multi-function configuration pin. Needed for cascade.
			(1) In the master SPI X1 mode, this pin serves as
			cascaded data output. In the other configuration modes,
			during initialization, the pin not be used and serves as a general pin in a high-Z or weak pull-up state.
			(2) In the slave serial configuration mode, this pin serves
			as cascaded data output. In the other configuration
			modes, during initialization, the pin not be used and
CSO_DOUT	Multiplexed	Output	serves as a general pin in a high-Z or weak pull-up state.
			(3) In the slave parallel cascade configuration mode, this
			pin serves as a chip select signal open-drain output,
			connects to downstream chip CS_N pin and should be connected to VCCIO via an external pull-up resistor of
			$330\Omega$ .
			(4) In the other configuration modes or in initialization
			process, the pin acts as a general pin in a high-Z or weak
			pull-up state.
			Multi-function configuration pin.
VS[0, 1]	Multiplexed	Output	(1) During initialization, these pins not be used and serve
L-7 J		<b>.</b>	as general pins in a high-Z or weak pull-up state.
L			(2)After the configuration is complete, these pins serve

(PK04003, V1.2) 13 / 30



PIN Name	PIN Type	PIN Direction	PIN Description
			as general pins.
IO_STATUS_C	Multiplexed	Input	Multi-function configuration pin, used for controlling whether the weak pull-up resistors for all general pins are enabled during the configuration process.  (1) When it is set to "0", the internal pull-up resistors for all general pins are enabled.  (2) When it is set to "1", the internal pull-up resistors for all general pins are disabled.  (3) It is recommended that the pin connects to VCCIO via an external weak pull-up resistor.  (4) The pin can connect to VCCIO or VSS, either directly or via an external resistor of no more than 1K.  (5) This pin must not be left floating before or during configuration.
ECCLKIN	Multiplexed	Input	The external clock input for the Master configuration mode, which is an optional external clock input to the configuration logic.  (1) In the master SPI mode, the FPGA can select this clock input as the configuration clock for the configuration logic. This clock can be divided (Depends on the settings in the bitstream) and output from the CFG_CLK pin.  (2) In the other configuration modes or in initialization process, the pin acts as a general pin in a high-Z or weak pull-up state.
BFOE_N	Multiplexed	Output	Multi-function configuration pin.  (1) During initialization, the pin not be used and serves as a general pin in a high-Z or weak pull-up state.  (2) After the configuration is complete, the pin serves as a general pin.
BFWE_FCS2_N	Multiplexed	Output	Multi-function configuration pin, used for the master SPI X8 configuration mode.  (1) In the Master SPI X8 mode, this pin outputs a chip select signal to external flash, active-low. And should be connected to VCCIO via an external pull-up resistor of no more than 4.7K.  (2) In the other configuration modes or in initialization process, the pin acts as a general pin in a high-Z or weak pull-up state.  (3) After the configuration is complete, the pin serves as a general pin.
BADRVO_N	Multiplexed	Output	Multi-function configuration pin.  (1) During initialization, the pin not be used and serves as a general pin in a high-Z or weak pull-up state.  (2)After the configuration is complete, the pin serves as a general pin.
Clock PIN			
GMCLK	Multiplexed	Input	Multiplexing global multi-regional clock input pins. These pins can directly drive the regional clock buffer, IO clock buffer, global clock buffer, GPLL, PPLL, and also drive the multi-regional clock buffer. When not used as clock input, these pins serve as general pins, and when the differential pair is connected to a single ended clock source, only the positive end of the differential pair needs to be connected. When these pins serve as single regional clock sources, they are able to drive all the IO clock buffers and regional clock buffers of the BANK.
GSCLK	Multiplexed	Input	Multiplexing global single regional clock input pins. These pins can directly drive the regional clock buffer,

(PK04003, V1.2) 14/30



PIN Name	PIN Type	PIN Direction	PIN Description  IO clock buffer, global clock buffer, GPLL and PPLL.  When not used as clock input, these pins serve as general pins, and when the differential pair is connected to a single ended clock source, only the positive end of the differential pair needs to be connected. They are able to drive all the IO clock buffers and regional clock buffers of the BANK.
Memory Interface PIN			
DQS	Multiplexed	Input/Output	DDR DQS PIN, each memory group contains two pins.
Reference PIN			
VREF	Multiplexed	N/A	Input reference voltage pins,. When not used as external reference voltage pins, these pins serve as general pins,
Power/ Ground PIN			prior trese prior serve as general prior,
VCC	Dedicated	N/A	Core logic power, 1.0V. Power supply for core logic
VCC_DRM	Dedicated	N/A	DRM power, 1.0V. Dedicated power supply for DRM. If the voltage is the same as VCC, it can be connected to VCC at the board.
VCCA	Dedicated	N/A	Analog power, 1.8V. Power supply for internal analog circuit.
VCCIO[L3, L4, L5, L6, R4, R5, CFG]	Dedicated	N/A	IO BANK power.
VCCB	Dedicated	N/A	Key memory backup battery power supply voltage, 1.0V~1.9V. When the key function is not used, the pin needs to be connected to the VCCA or ground.
VSS	Dedicated	N/A	Ground
ADC PIN		,	
VCCADC	Dedicated	N/A	ADC analog power, 1.8V. Power supply for ADC analog circuit.
VSSADC	Dedicated	N/A	GND relative to VCCADC
VAADC_P	Dedicated	Input	ADC dedicated analog differential input (Positive).
VAADC_N	Dedicated	Input	ADC dedicated analog differential input (Negative).
VREFADC_P	Dedicated	N/A	1.255V ADC reference voltage pin.
VREFADC_N	Dedicated	N/A	ADC reference voltage ground.
VAA[0,,15]P,VAA[0,,15]N	Multiplexed	Input	ADC differential analog input signals.
TSDP	Dedicated	N/A	Positive pin of the temperature sensor diode. When not used temperature diode, the pin needs to be connected to the VSS. When temperature sensor diode is to be used, then appropriate external temperature monitoring chip is required.
TSDN	Dedicated	N/A	Negative pin of the temperature sensor diode.
HSST PIN			
HSSTAVCC_QR3	Dedicated	N/A	1.0V analog power pins, power supply for HSST internal transmits and receive circuit.
HSSTAVCCPLL_QR3	Dedicated	N/A	1.2V analog power pin, power supply for HSST internal PLL.
HSSTRREF_QR3	Dedicated	Input	Calibration resistance input pin of the terminal resistance calibration circuit.
HSSTREFCLK[0,1]P_QR3	Dedicated	Input	Positive end of differential clock input pin, provide a reference clock to HSST.
HSSTREFCLK[0,1]N_QR3	Dedicated	Input	Negative end of differential clock input pin, provide a reference clock to HSST.

(PK04003, V1.2) 15 / 30



PIN Name	PIN Type	PIN Direction	PIN Description
HSSTTX[0,1,2,3][P,N]_QR3	Dedicated	Output	Channel differential outputs of HSST. Each HSST has 4 pairs.
HSSTRX[0,1,2,3][P,N]_QR3	Dedicated	Input	Channel differential inputs of HSST. Each HSST has 4 pairs.

#### 2.2.1 Pin Name List

Table 2-3 Pin Name List

Bank Name	Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
L3	SIO_L3_00	F15		55.7388	
L3	DIFFIO_L3_G0_00P	F13	IO_1_P	62.5296	L3_G0
L3	DIFFIO_L3_G0_00N	F14	IO_1_N	58.5133	L3_G0
L3	DIFFIO_L3_G0_01P	F16	IO_2_P	60.2051	L3_G0
L3	DIFFIO_L3_G0_01N	E17	IO_2_N	61.4698	L3_G0
L3	DIFFIO_L3_G0_02P_DQS	C14	IO_3_P	97.0165	L3_G0_D QS
L3	DIFFIO_L3_G0_02N_DQS	C15	IO_3_N	100.007	L3_G0_D QS
L3	DIFFIO_L3_G0_03P	E13	IO_4_P	86.3911	L3_G0
L3	DIFFIO_L3_G0_03N	E14	IO_4_N	87.2326	L3_G0
L3	DIFFIO_L3_G0_04P	E16	IO_5_P	83.1167	L3_G0
L3	DIFFIO_L3_G0_04N	D16	IO_5_N	84.7331	L3_G0
L3	DIFFIO_L3_G0_05P	D14	IO_6_P	97.9634	L3_G0
L3	DIFFIO_L3_G0_05N_VREF	D15	IO_6_N	90.1755	L3_G0
L3	DIFFIO_L3_G1_06P	B15	IO_7_P	105.484	L3_G1
L3	DIFFIO_L3_G1_06N	B16	IO_7_N	102.316	L3_G1
L3	DIFFIO_L3_G1_07P	C13	IO_8_P	101.065	L3_G1
L3	DIFFIO_L3_G1_07N	B13	IO_8_N	100.976	L3_G1
L3	DIFFIO_L3_G1_08P_DQS	A15	IO_9_P	120.618	L3_G1_D QS
L3	DIFFIO_L3_G1_08N_DQS	A16	IO_9_N	117.927	L3_G1_D QS
L3	DIFFIO_L3_G1_09P	A13	IO_10_P	110.447	L3_G1
L3	DIFFIO_L3_G1_09N	A14	IO_10_N	107.452	L3_G1
L3	DIFFIO_L3_G1_10P_GSCLK	B17	IO_11_P	106.235	L3_G1
L3	DIFFIO_L3_G1_10N_GSCLK	B18	IO_11_N	94.5333	L3_G1
L3	DIFFIO_L3_G1_11P_GMCLK	D17	IO_12_P	75.3153	L3_G1
L3	DIFFIO_L3_G1_11N_GMCLK	C17	IO_12_N	70.9783	L3_G1
L3	DIFFIO_L3_G2_12P_GMCLK	C18	IO_13_P	90.5148	L3_G2
L3	DIFFIO_L3_G2_12N_GMCLK	C19	IO_13_N	77.3266	L3_G2
L3	DIFFIO_L3_G2_13P_GSCLK	E19	IO_14_P	74.7327	L3_G2
L3	DIFFIO_L3_G2_13N_GSCLK	D19	IO_14_N	79.4374	L3_G2

(PK04003, V1.2) 16/30



Bank Name	Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
L3	DIFFIO_L3_G2_ 14P_DQS	F18	IO_15_P	76.7316	L3_G2_D QS
L3	DIFFIO_L3_G2_ 14N_DQS	E18	IO_15_N	77.223	L3_G2_D QS
L3	DIFFIO_L3_G2_15P	B20	IO_16_P	106.011	L3_G2
L3	DIFFIO_L3_G2_15N	A20	IO_16_N	109.078	L3_G2
L3	DIFFIO_L3_G2_16P	A18	IO_17_P	107.523	L3_G2
L3	DIFFIO_L3_G2_16N	A19	IO_17_N	103.432	L3_G2
L3	DIFFIO_L3_G2_17P	F19	IO_18_P	74.8086	L3_G2
L3	DIFFIO_L3_G2_ 17N	F20	IO_18_N	75.5679	L3_G2
L3	DIFFIO_L3_G3_ 18P	D20	IO_19_P	88.9009	L3_G3
L3	DIFFIO_L3_G3_18N_VREF	C20	IO_19_N	92.525	L3_G3
L3	DIFFIO_L3_G3_ 19P	C22	IO_20_P	121.912	L3_G3
L3	DIFFIO_L3_G3_ 19N	B22	IO_20_N	127.144	L3_G3
L3	DIFFIO_L3_G3_20P_DQS	B21	IO_21_P	109.089	L3_G3_D QS
L3	DIFFIO_L3_G3_20N_DQS	A21	IO_21_N	116.465	L3_G3_D QS
L3	DIFFIO_L3_G3_21P	E22	IO_22_P	112.733	L3_G3
L3	DIFFIO_L3_G3_21N	D22	IO_22_N	109.814	L3_G3
L3	DIFFIO_L3_G3_22P	E21	IO_23_P	84.8519	L3_G3
L3	DIFFIO_L3_G3_22N	D21	IO_23_N	92.9546	L3_G3
L3	DIFFIO_L3_G3_23P	G21	IO_24_P	83.0434	L3_G3
L3	DIFFIO_L3_G3_23N	G22	IO_24_N	89.0056	L3_G3
L3	SIO_L3_01	F21		90.4538	
L4	SIO_L4_00	J16		41.4698	
L4	DIFFIO_L4_G0_00P_VAA1P	H13	IO_25_P	127.453	L4_G0
L4	DIFFIO_L4_G0_00N_VAA1N	G13	IO_25_N	137.204	L4_G0
L4	DIFFIO_L4_G0_01P_VAA2P	G15	IO_26_P	94.9796	L4_G0
L4	DIFFIO_L4_G0_01N_VAA2N	G16	IO_26_N	82.6646	L4_G0
L4	DIFFIO_L4_G0_02P_DQS_VAA3P	J14	IO_27_P	120.783	L4_G0_D QS
L4	DIFFIO_L4_G0_02N_DQS_VAA3N	H14	IO_27_N	116.805	L4_G0_D QS
L4	DIFFIO_L4_G0_03P	G17	IO_28_P	72.6761	L4_G0
L4	DIFFIO_L4_G0_03N	G18	IO_28_N	77.3754	L4_G0
L4	DIFFIO_L4_G0_04P_VAA5P	J15	IO_29_P	102.862	L4_G0
L4	DIFFIO_L4_G0_04N_VAA5N	H15	IO_29_N	88.0482	L4_G0
L4	DIFFIO_L4_G0_05P	H17	IO_30_P	55.0296	L4_G0
L4	DIFFIO_L4_G0_05N_VREF	H18	IO_30_N	57.052	L4_G0
L4	DIFFIO_L4_G1_06P_VAA7P	J22	IO_31_P	81.6179	L4_G1
L4	DIFFIO_L4_G1_06N_VAA7N	H22	IO_31_N	78.6355	L4_G1
L4	DIFFIO_L4_G1_07P_VAA8P	H20	IO_32_P	85.4762	L4_G1
L4	DIFFIO_L4_G1_07N_VAA8N	G20	IO_32_N	79.709	L4_G1

(PK04003, V1.2) 17/30



Bank Name	Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
L4	DIFFIO_L4_G1_08P_DQS_VAA9P	K21	IO_33_P	85.7763	L4_G1_D QS
L4	DIFFIO_L4_G1_08N_DQS_VAA9N	K22	IO_33_N	87.378	L4_G1_D QS
L4	DIFFIO_L4_G1_09P_VAA10P	M21	IO_34_P	95.1385	L4_G1
L4	DIFFIO_L4_G1_09N_VAA10N	L21	IO_34_N	89.7488	L4_G1
L4	DIFFIO_L4_G1_10P_GSCLK	J20	IO_35_P	72.9928	L4_G1
L4	DIFFIO_L4_G1_10N_GSCLK	J21	IO_35_N	63.0085	L4_G1
L4	DIFFIO_L4_G1_11P_GMCLK	J19	IO_36_P	58.6281	L4_G1
L4	DIFFIO_L4_G1_11N_GMCLK	H19	IO_36_N	62.4708	L4_G1
L4	DIFFIO_L4_G2_12P_GMCLK	K18	IO_37_P	72.4465	L4_G2
L4	DIFFIO_L4_G2_12N_GMCLK	K19	IO_37_N	73.6326	L4_G2
L4	DIFFIO_L4_G2_13P_GSCLK	L19	IO_38_P	65.0464	L4_G2
L4	DIFFIO_L4_G2_13N_GSCLK	L20	IO_38_N	67.7938	L4_G2
L4	DIFFIO_L4_G2_14P_DQS	N22	IO_39_P	102.578	L4_G2_D QS
L4	DIFFIO_L4_G2_14N_DQS_BADRVO_N	M22	IO_39_N	102.664	L4_G2_D QS
L4	DIFFIO_L4_G2_15P_A28	M18	IO_40_P	66.5614	L4_G2
L4	DIFFIO_L4_G2_ 15N_A27	L18	IO_40_N	63.6787	L4_G2
L4	DIFFIO_L4_G2_16P_A26	N18	IO_41_P	103.877	L4_G2
L4	DIFFIO_L4_G2_16N_A25	N19	IO_41_N	102.215	L4_G2
L4	DIFFIO_L4_G2_ 17P_A24	N20	IO_42_P	75.5127	L4_G2
L4	DIFFIO_L4_G2_ 17N_A23	M20	IO_42_N	78.0455	L4_G2
L4	DIFFIO_L4_G3_ 18P_A22	K13	IO_43_P	122.01	L4_G3
L4	DIFFIO_L4_G3_18N_VREF_A21	K14	IO_43_N	121.343	L4_G3
L4	DIFFIO_L4_G3_ 19P_A20	M13	IO_44_P	85.7389	L4_G3
L4	DIFFIO_L4_G3_ 19N_A19	L13	IO_44_N	87.4526	L4_G3
L4	DIFFIO_L4_G3_20P_DQS	K17	IO_45_P	136.79	L4_G3_D QS
L4	DIFFIO_L4_G3_20N_DQS_A18	J17	IO_45_N	140.326	L4_G3_D QS
L4	DIFFIO_L4_G3_21P_A17	L14	IO_46_P	99.559	L4_G3
L4	DIFFIO_L4_G3_21N_A16	L15	IO_46_N	91.6515	L4_G3
L4	DIFFIO_L4_G3_22P_BFOE_N	L16	IO_47_P	99.6106	L4_G3
L4	DIFFIO_L4_G3_22N_BFWE_FCS2_N	K16	IO_47_N	112.113	L4_G3
L4	DIFFIO_L4_G3_23P_VS1	M15	IO_48_P	64.6808	L4_G3
L4	DIFFIO_L4_G3_23N_VS0	M16	IO_48_N	64.5132	L4_G3
L4	SIO_L4_01	M17		46.0035	
L5	SIO_L5_00	P20		86.0925	
L5	DIFFIO_L5_G0_00P_MOSI_D0	P22	IO_49_P	105.296	L5_G0
L5	DIFFIO_L5_G0_00N_MISO_D1_DI	R22	IO_49_N	107.065	L5_G0
L5	DIFFIO_L5_G0_01P_D2	P21	IO_50_P	83.0433	L5_G0
L5	DIFFIO_L5_G0_01N_D3	R21	IO_50_N	100.564	L5_G0

(PK04003, V1.2) 18 / 30



Bank Name	Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
L5	DIFFIO_L5_G0_02P_DQS_IO_STATUS_C	U22	IO_51_P	135.253	L5_G0_D QS
L5	DIFFIO_L5_G0_02N_DQS_ECCLKIN	V22	IO_51_N	136.07	L5_G0_D QS
L5	DIFFIO_L5_G0_03P_D4	Т21	IO_52_P	101.613	L5_G0
L5	DIFFIO_L5_G0_03N_D5	U21	IO_52_N	108.306	L5_G0
L5	DIFFIO_L5_G0_04P_D6	P19	IO_53_P	100.082	L5_G0
L5	DIFFIO_L5_G0_04N_D7	R19	IO_53_N	101.324	L5_G0
L5	DIFFIO_L5_G0_05P_FCS_N	T19	IO_54_P	84.0272	L5_G0
L5	DIFFIO_L5_G0_05N_VREF_D8	T20	IO_54_N	94.6928	L5_G0
L5	DIFFIO_L5_G1_06P_D9	W21	IO_55_P	140.135	L5_G1
L5	DIFFIO_L5_G1_06N_D10	W22	IO_55_N	149.302	L5_G1
L5	DIFFIO_L5_G1_07P_D11	AA20	IO_56_P	145.079	L5_G1
L5	DIFFIO_L5_G1_07N_D12	AA21	IO_56_N	155.679	L5_G1
L5	DIFFIO_L5_G1_08P_DQS_N	Y21	IO_57_P	143.582	L5_G1_D QS
L5	DIFFIO_L5_G1_08N_DQS_D13	Y22	IO_57_N	141.897	L5_G1_D QS
L5	DIFFIO_L5_G1_09P_D14	AB21	IO_58_P	159.425	L5_G1
L5	DIFFIO_L5_G1_09N_D15	AB22	IO_58_N	152.984	L5_G1
L5	DIFFIO_L5_G1_10P_GSCLK	U20	IO_59_P	132.266	L5_G1
L5	DIFFIO_L5_G1_10N_GSCLK	V20	IO_59_N	122.708	L5_G1
L5	DIFFIO_L5_G1_11P_GMCLK	W19	IO_60_P	112.985	L5_G1
L5	DIFFIO_L5_G1_11N_GMCLK	W20	IO_60_N	114.126	L5_G1
L5	DIFFIO_L5_G2_12P_GMCLK	Y18	IO_61_P	154.404	L5_G2
L5	DIFFIO_L5_G2_12N_GMCLK	Y19	IO_61_N	154.259	L5_G2
L5	DIFFIO_L5_G2_13P_GSCLK	V18	IO_62_P	129.179	L5_G2
L5	DIFFIO_L5_G2_13N_GSCLK	V19	IO_62_N	125.82	L5_G2
L5	DIFFIO_L5_G2_14P_DQS_RWSEL	AA19	IO_63_P	167.783	L5_G2_D QS
L5	DIFFIO_L5_G2_14N_DQS_CSO_DOUT	AB20	IO_63_N	167.236	L5_G2_D QS
L5	DIFFIO_L5_G2_15P_CS_N	V17	IO_64_P	123.294	L5_G2
L5	DIFFIO_L5_G2_15N_D31_A15	W17	IO_64_N	125.838	L5_G2
L5	DIFFIO_L5_G2_16P_D30_A14	AA18	IO_65_P	159.248	L5_G2
L5	DIFFIO_L5_G2_16N_D29_A13	AB18	IO_65_N	153.71	L5_G2
L5	DIFFIO_L5_G2_17P_D28_A12	U17	IO_66_P	85.7376	L5_G2
L5	DIFFIO_L5_G2_17N_D27_A11	U18	IO_66_N	76.7383	L5_G2
L5	DIFFIO_L5_G3_18P_D26_A10	P14	IO_67_P	132.642	L5_G3
L5	DIFFIO_L5_G3_18N_VREF_D25_A9	R14	IO_67_N	149.465	L5_G3
L5	DIFFIO_L5_G3_19P_D24_A8	R18	IO_68_P	61.1199	L5_G3
L5	DIFFIO_L5_G3_19N_D23_A7	T18	IO_68_N	55.8921	L5_G3
L5	DIFFIO_L5_G3_20P_DQS	N17	IO_69_P	118.055	L5_G3_D QS

(PK04003, V1.2) 19 / 30



Chapter 2 Package Dimension and P					
Bank Name	Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
L5	DIFFIO_L5_G3_20N_DQS_D22_A6	P17	IO_69_N	128.335	L5_G3_D QS
L5	DIFFIO_L5_G3_21P_D21_A5	P15	IO_70_P	73.8361	L5_G3
L5	DIFFIO_L5_G3_21N_D20_A4	R16	IO_70_N	75.5455	L5_G3
L5	DIFFIO_L5_G3_22P_D19_A3	N13	IO_71_P	128.091	L5_G3
L5	DIFFIO_L5_G3_22N_D18_A2	N14	IO_71_N	117.203	L5_G3
L5	DIFFIO_L5_G3_23P_D17_A1	P16	IO_72_P	64.9717	L5_G3
L5	DIFFIO_L5_G3_23N_D16_A0	R17	IO_72_N	60.4904	L5_G3
L5	SIO_L5_01	N15		51.6606	
L6	SIO_L6_00	Y17		82.1501	
L6	DIFFIO_L6_G0_00P	Y16	IO_73_P	127.956	L6_G0
L6	DIFFIO_L6_G0_00N	AA16	IO_73_N	133.761	L6_G0
L6	DIFFIO_L6_G0_01P	AB16	IO_74_P	135.717	L6_G0
L6	DIFFIO_L6_G0_01N	AB17	IO_74_N	135.626	L6_G0
L6	DIFFIO_L6_G0_02P_DQS	AA13	IO_75_P	161.695	L6_G0_D QS
L6	DIFFIO_L6_G0_02N_DQS	AB13	IO_75_N	178.519	L6_G0_D QS
L6	DIFFIO_L6_G0_03P	AA15	IO_76_P	118.058	L6_G0
L6	DIFFIO_L6_G0_03N	AB15	IO_76_N	124.595	L6_G0
L6	DIFFIO_L6_G0_04P	Y13	IO_77_P	154.719	L6_G0
L6	DIFFIO_L6_G0_04N	AA14	IO_77_N	155.698	L6_G0
L6	DIFFIO_L6_G0_05P	W14	IO_78_P	86.397	L6_G0
L6	DIFFIO_L6_G0_05N_VREF	Y14	IO_78_N	89.9355	L6_G0
L6	DIFFIO_L6_G1_06P	AB11	IO_79_P	170.726	L6_G1
L6	DIFFIO_L6_G1_06N	AB12	IO_79_N	162.389	L6_G1
L6	DIFFIO_L6_G1_07P	AA9	IO_80_P	159.876	L6_G1
L6	DIFFIO_L6_G1_07N	AB10	IO_80_N	160.644	L6_G1
L6	DIFFIO_L6_G1_08P_DQS	AA10	IO_81_P	167.588	L6_G1_D QS
L6	DIFFIO_L6_G1_08N_DQS	AA11	IO_81_N	161.284	L6_G1_D QS
L6	DIFFIO_L6_G1_09P	V10	IO_82_P	124.244	L6_G1
L6	DIFFIO_L6_G1_09N	W10	IO_82_N	121.287	L6_G1
L6	DIFFIO_L6_G1_10P_GSCLK	Y11	IO_83_P	139.624	L6_G1
L6	DIFFIO_L6_G1_10N_GSCLK	Y12	IO_83_N	148.086	L6_G1
L6	DIFFIO_L6_G1_11P_GMCLK	W11	IO_84_P	133.259	L6_G1
L6	DIFFIO_L6_G1_11N_GMCLK	W12	IO_84_N	129.174	L6_G1
L6	DIFFIO_L6_G2_12P_GMCLK	V13	IO_85_P	119.809	L6_G2
L6	DIFFIO_L6_G2_12N_GMCLK	V14	IO_85_N	125.48	L6_G2
L6	DIFFIO_L6_G2_13P_GSCLK	U15	IO_86_P	87.5048	L6_G2
L6	DIFFIO_L6_G2_13N_GSCLK	V15	IO_86_N	77.8066	L6_G2
L6	DIFFIO_L6_G2_14P_DQS	T14	IO_87_P	105.499	L6_G2_D QS

(PK04003, V1.2) 20 / 30



Bank Name	e Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
L6	DIFFIO_L6_G2_14N_DQS	T15	IO_87_N	107.877	L6_G2_D QS
L6	DIFFIO_L6_G2_15P	W15	IO_88_P	64.7179	L6_G2
L6	DIFFIO_L6_G2_15N	W16	IO_88_N	72.9721	L6_G2
L6	DIFFIO_L6_G2_16P	T16	IO_89_P	76.8794	L6_G2
L6	DIFFIO_L6_G2_16N	U16	IO_89_N	81.3806	L6_G2
R4	SIO_R4_00	F4		75.8085	
R4	DIFFIO_R4_G0_00P_VAA4P	B1	IO_97_P	123.77	R4_G0
R4	DIFFIO_R4_G0_00N_VAA4N	A1	IO_97_N	125.22	R4_G0
R4	DIFFIO_R4_G0_01P_VAA6P	C2	IO_98_P	102.908	R4_G0
R4	DIFFIO_R4_G0_01N_VAA6N	B2	IO_98_N	111.57	R4_G0
R4	DIFFIO_R4_G0_02P_DQS_VAA11P	E1	IO_99_P	102.988	R4_G0_D QS
R4	DIFFIO_R4_G0_02N_DQS_VAA11N	D1	IO_99_N	108.071	R4_G0_D QS
R4	DIFFIO_R4_G0_03P	E2	IO_100_P	94.7901	R4_G0
R4	DIFFIO_R4_G0_03N	D2	IO_100_N	90.3924	R4_G0
R4	DIFFIO_R4_G0_04P_VAA12P	G1	IO_101_P	97.2767	R4_G0
R4	DIFFIO_R4_G0_04N_VAA12N	F1	IO_101_N	95.9011	R4_G0
R4	DIFFIO_R4_G0_05P	F3	IO_102_P	91.4484	R4_G0
R4	DIFFIO_R4_G0_05N_VREF	E3	IO_102_N	96.7501	R4_G0
R4	DIFFIO_R4_G1_06P_VAA13P	K1	IO_103_P	98.9788	R4_G1
R4	DIFFIO_R4_G1_06N_VAA13N	J1	IO_103_N	94.953	R4_G1
R4	DIFFIO_R4_G1_07P_VAA14P	H2	IO_104_P	99.0013	R4_G1
R4	DIFFIO_R4_G1_07N_VAA14N	G2	IO_104_N	98.2384	R4_G1
R4	DIFFIO_R4_G1_08P_DQS_VAA15P	K2	IO_105_P	89.5531	R4_G1_D QS
R4	DIFFIO_R4_G1_08N_DQS_VAA15N	J2	IO_105_N	88.0469	R4_G1_D QS
R4	DIFFIO_R4_G1_09P_VAA0P	J5	IO_106_P	62.4522	R4_G1
R4	DIFFIO_R4_G1_09N_VAA0N	Н5	IO_106_N	62.0509	R4_G1
R4	DIFFIO_R4_G1_10P_GSCLK	Н3	IO_107_P	80.869	R4_G1
R4	DIFFIO_R4_G1_10N_GSCLK	G3	IO_107_N	82.304	R4_G1
R4	DIFFIO_R4_G1_11P_GMCLK	H4	IO_108_P	65.1703	R4_G1
R4	DIFFIO_R4_G1_11N_GMCLK	G4	IO_108_N	73.9204	R4_G1
R4	DIFFIO_R4_G2_12P_GMCLK	K4	IO_109_P	78.0194	R4_G2
R4	DIFFIO_R4_G2_12N_GMCLK	J4	IO_109_N	68.0107	R4_G2
R4	DIFFIO_R4_G2_13P_GSCLK	L3	IO_110_P	87.8928	R4_G2
R4	DIFFIO_R4_G2_13N_GSCLK	К3	IO_110_N	91.9833	R4_G2
R4	DIFFIO_R4_G2_14P_DQS	M1	IO_111_P	100.578	R4_G2_D QS
R4	DIFFIO_R4_G2_ 14N_DQS	L1	IO_111_N	95.1945	R4_G2_D QS
R4	DIFFIO_R4_G2_15P	M3	IO_112_P	102.085	R4_G2

(PK04003, V1.2) 21/30



Danl- No	ma Din Nama (Function nama)	Dia Namah an	Differential	Time Delevine	DQS
	me Pin Name(Function name)	Pin Number	Pair	Time Delay(ps)	Group
R4	DIFFIO_R4_G2_15N	M2	IO_112_N	100.816	R4_G2
R4	DIFFIO_R4_G2_16P	K6	IO_113_P	112.166	R4_G2
R4	DIFFIO_R4_G2_16N	J6	IO_113_N	106.151	R4_G2
R4	DIFFIO_R4_G2_17P	L5	IO_114_P	59.9705	R4_G2
R4	DIFFIO_R4_G2_17N	L4	IO_114_N	61.6966	R4_G2
R4	DIFFIO_R4_G3_18P	N4	IO_115_P	121.75	R4_G3
R4	DIFFIO_R4_G3_ 18N_VREF	N3	IO_115_N	114.835	R4_G3
R4	DIFFIO_R4_G3_19P	R1	IO_116_P	106.367	R4_G3
R4	DIFFIO_R4_G3_19N	P1	IO_116_N	110.657	R4_G3
R4	DIFFIO_R4_G3_20P_DQS	P5	IO_117_P	140.413	R4_G3_D QS
R4	DIFFIO_R4_G3_20N_DQS	P4	IO_117_N	136.336	R4_G3_D QS
R4	DIFFIO_R4_G3_21P	P2	IO_118_P	92.157	R4_G3
R4	DIFFIO_R4_G3_21N	N2	IO_118_N	98.5994	R4_G3
R4	DIFFIO_R4_G3_22P	M6	IO_119_P	90.714	R4_G3
R4	DIFFIO_R4_G3_22N	M5	IO_119_N	92.6914	R4_G3
R4	DIFFIO_R4_G3_23P	Р6	IO_120_P	78.0017	R4_G3
R4	DIFFIO_R4_G3_23N	N5	IO_120_N	85.2916	R4_G3
R4	SIO_R4_01	L6		49.2953	
R5	SIO_R5_00	Т3		96.1083	
R5	DIFFIO_R5_G0_00P	Т1	IO_121_P	125	R5_G0
R5	DIFFIO_R5_G0_00N	U1	IO_121_N	127.296	R5_G0
R5	DIFFIO_R5_G0_01P	U2	IO_122_P	123.335	R5_G0
R5	DIFFIO_R5_G0_01N	V2	IO_122_N	126.993	R5_G0
R5	DIFFIO_R5_G0_02P_DQS	R3	IO_123_P	118.199	R5_G0_D QS
R5	DIFFIO_R5_G0_02N_DQS	R2	IO_123_N	121.318	R5_G0_D QS
R5	DIFFIO_R5_G0_03P	W2	IO_124_P	133.365	R5_G0
R5	DIFFIO_R5_G0_03N	Y2	IO_124_N	131.476	R5_G0
R5	DIFFIO_R5_G0_04P	W1	IO_125_P	142.076	R5_G0
R5	DIFFIO_R5_G0_04N	Y1	IO_125_N	145.095	R5_G0
R5	DIFFIO_R5_G0_05P	U3	IO_126_P	117.243	R5_G0
R5	DIFFIO_R5_G0_05N_VREF	V3	IO_126_N	121.922	R5_G0
R5	DIFFIO_R5_G1_06P	AA1	IO_127_P	160.41	R5_G1
R5	DIFFIO_R5_G1_06N	AB1	IO_127_N	165.036	R5_G1
R5	DIFFIO_R5_G1_07P	AB3	IO_128_P	158.579	R5_G1
R5	DIFFIO_R5_G1_07N	AB2	IO_128_N	159.346	R5_G1
R5	DIFFIO_R5_G1_08P_DQS	Y3	IO_129_P	144.313	R5_G1_D QS
R5	DIFFIO_R5_G1_08N_DQS	AA3	IO_129_N	143.217	R5_G1_D QS
R5	DIFFIO_R5_G1_09P	AA5	IO_130_P	152.935	R5_G1

(PK04003, V1.2) 22 / 30



Bank N	ame Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
R5	DIFFIO_R5_G1_09N	AB5	IO_130_N	149.7	R5_G1
R5	DIFFIO_R5_G1_10P_GSCLK	Y4	IO_131_P	142.58	R5_G1
R5	DIFFIO_R5_G1_10N_GSCLK	AA4	IO_131_N	142.413	R5_G1
R5	DIFFIO_R5_G1_11P_GMCLK	V4	IO_132_P	106.87	R5_G1
R5	DIFFIO_R5_G1_11N_GMCLK	W4	IO_132_N	118.713	R5_G1
R5	DIFFIO_R5_G2_12P_GMCLK	R4	IO_133_P	89.5597	R5_G2
R5	DIFFIO_R5_G2_12N_GMCLK	Т4	IO_133_N	92.5458	R5_G2
R5	DIFFIO_R5_G2_13P_GSCLK	Т5	IO_134_P	87.5835	R5_G2
R5	DIFFIO_R5_G2_13N_GSCLK	U5	IO_134_N	99.3066	R5_G2
R5	DIFFIO_R5_G2_ 14P_DQS	W6	IO_135_P	140.466	R5_G2_D QS
R5	DIFFIO_R5_G2_ 14N_DQS	W5	IO_135_N	143.812	R5_G2_D QS
R5	DIFFIO_R5_G2_15P	U6	IO_136_P	97.6211	R5_G2
R5	DIFFIO_R5_G2_15N	V5	IO_136_N	98.6317	R5_G2
R5	DIFFIO_R5_G2_16P	R6	IO_137_P	189.45	R5_G2
R5	DIFFIO_R5_G2_16N	Т6	IO_137_N	167.601	R5_G2
R5	DIFFIO_R5_G2_17P	Y6	IO_138_P	116.753	R5_G2
R5	DIFFIO_R5_G2_17N	AA6	IO_138_N	119.665	R5_G2
R5	DIFFIO_R5_G3_18P	V7	IO_139_P	156.187	R5_G3
R5	DIFFIO_R5_G3_ 18N_VREF	W7	IO_139_N	150.87	R5_G3
R5	DIFFIO_R5_G3_19P	AB7	IO_140_P	127.409	R5_G3
R5	DIFFIO_R5_G3_19N	AB6	IO_140_N	128.158	R5_G3
R5	DIFFIO_R5_G3_20P_DQS	V9	IO_141_P	158.857	R5_G3_D QS
R5	DIFFIO_R5_G3_20N_DQS	V8	IO_141_N	168.519	R5_G3_D QS
R5	DIFFIO_R5_G3_21P	AA8	IO_142_P	131.065	R5_G3
R5	DIFFIO_R5_G3_21N	AB8	IO_142_N	134.515	R5_G3
R5	DIFFIO_R5_G3_22P	Y8	IO_143_P	124.344	R5_G3
R5	DIFFIO_R5_G3_22N	Y7	IO_143_N	132.033	R5_G3
R5	DIFFIO_R5_G3_23P	W9	IO_144_P	114.95	R5_G3
R5	DIFFIO_R5_G3_23N	Y9	IO_144_N	118.37	R5_G3
R5	SIO_R5_01	U7		78.3863	
	HSSTREFCLK0N_QR3	E10	IO_145_N	65.5192	
	HSSTREFCLK0P_QR3	F10	IO_145_P	61.8883	
	HSSTREFCLK1N_QR3	E6	IO_147_N	59.3526	
	HSSTREFCLK1P_QR3	F6	IO_147_P	58.7672	
	HSSTRX0N_QR3	C9	IO_149_N	54.7384	
	HSSTRX0P_QR3	D9	IO_149_P	54.984	
	HSSTRX1N_QR3	A10	IO_151_N	75.1489	
	HSSTRX1P_QR3	B10	IO_151_P	74.8792	

(PK04003, V1.2) 23 / 30



Bank Name Pin Na	me(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
HSSTI	RX2N_QR3	C11	IO_153_N	75.8815	
HSSTI	RX2P_QR3	D11	IO_153_P	76.3797	
HSSTI	RX3N_QR3	A8	IO_155_N	74.0527	
HSSTI	RX3P_QR3	В8	IO_155_P	73.8349	
HSST	TX0N_QR3	C7	IO_157_N	70.1092	
HSST	TX0P_QR3	D7	IO_157_P	70.784	
HSST	TX1N_QR3	A6	IO_159_N	86.9149	
HSST	TX1P_QR3	В6	IO_159_P	86.9697	
HSST	TX2N_QR3	C5	IO_161_N	79.871	
HSST	TX2P_QR3	D5	IO_161_P	78.2804	
HSST	TX3N_QR3	A4	IO_163_N	102.113	
HSST	TX3P_QR3	B4	IO_163_P	100.689	
HSSTI	RREF_QR3	F8		50.9705	
TSDN		N9	IO_165_N	90.9943	
TSDP		N10	IO_165_P	89.9589	
VAAD	C_N	M9	IO_166_N	92.1455	
VAAD	C_P	L10	IO_166_P	84.9298	
VREFA	ADC_N	L9	IO_167_N	91.0904	
VREFA	ADC_P	M10	IO_167_P	90.2362	
CFG_0	CLK	L12		74.2195	
CFG_I	OONE	G11		106.559	
INIT_I	FLAG_N	U12		28.5722	
MODE	2_0	U11		37.9945	
MODE	_1	U10		44.899	
MODE	3_2	U9		54.3275	
RSTN		N12		58.3087	
SCBV		U8		64.8936	
TCK		V12		160.352	
TDI		R13		131.368	
TDO		U13		122.531	
TMS		T13		126.476	
HSSTA	VCC_QR3	F9			
HSSTA	VCC_QR3	D6			
HSSTA	VCC_QR3	D10			
HSSTA	VCC_QR3	E8			
HSSTA	VCC_QR3	F7			
HSSTA	VCCPLL_QR3	B5			
HSSTA	VCCPLL_QR3	В7			
HSSTA	VCCPLL_QR3	В9			
HSSTA	VCCPLL_QR3	B11			

(PK04003, V1.2) 24 / 30



Bank Name Pin N	ame(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
HSST	AVCCPLL_QR3	C4			
HSST	AVCCPLL_QR3	C8			
VCC		Н8			
VCC		H10			
VCC		J7			
VCC		<b>J</b> 9			
VCC		K8			
VCC		L7			
VCC		M8			
VCC		N7			
VCC		P8			
VCC		P10			
VCC		R7			
VCC		R9			
VCC		Т8			
VCC		T10			
VCC_	DRM	J11			
VCC_	DRM	L11			
VCC_	DRM	N11			
VCCA	1	H12			
VCCA	1	K12			
VCCA	1	M12			
VCCA	1	P12			
VCCA	1	R11			
VCCA	\DC	K10			
VCCE	<b>,</b>	E12			
VCCI	O_CFG	F12			
VCCI	O_CFG	T12			
VCCI	O_L3	A17			
VCCI	O_L3	B14			
VCCI	O_L3	C21			
VCCI	O_L3	D18			
VCCI	O_L3	E15			
VCCI	O_L3	F22			
VCCI	O_L4	G19			
VCCI	O_L4	H16			
VCCI	O_L4	J13			
VCCI	O_L4	K20			
VCCI	O_L4	L17			
VCCI	O L4	N21			

(PK04003, V1.2) 25 / 30



Bank Name Pin Name (Function nam	ne) Pin Number	Differential Pair	Time Delay(ps)	DQS Group
VCCIO_L5	M14			
VCCIO_L5	P18			
VCCIO_L5	R15			
VCCIO_L5	T22			
VCCIO_L5	U19			
VCCIO_L5	Y20			
VCCIO_L6	V16			
VCCIO_L6	W13			
VCCIO_L6	Y10			
VCCIO_L6	AA17			
VCCIO_L6	AB14			
VCCIO_R4	C1			
VCCIO_R4	F2			
VCCIO_R4	Н6			
VCCIO_R4	Ј3			
VCCIO_R4	M4			
VCCIO_R4	N1			
VCCIO_R5	R5			
VCCIO_R5	T2			
VCCIO_R5	V6			
VCCIO_R5	W3			
VCCIO_R5	AA7			
VCCIO_R5	AB4			
VSSADC	К9			
VSS	A2			
VSS	A3			
VSS	A5			
VSS	A7			
VSS	A9			
VSS	A11			
VSS	A12			
VSS	A22			
VSS	В3			
VSS	B12			
VSS	B19			
VSS	C3			
VSS	C6			
VSS	C10			
VSS	C12			
VSS	C16			

(PK04003, V1.2) 26 / 30



Bank Name Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
VSS	D3			
VSS	D4			
VSS	D8			
VSS	D12			
VSS	D13			
VSS	E4			
VSS	E5			
VSS	E7			
VSS	E9			
VSS	E11			
VSS	E20			
VSS	F5			
vss	F11			
VSS	F17			
VSS	G5			
VSS	G6			
VSS	G10			
VSS	G12			
VSS	G14			
VSS	H1			
VSS	H7			
VSS	Н9			
VSS	H11			
VSS	H21			
VSS	Ј8			
VSS	J10			
VSS	J12			
VSS	J18			
VSS	K5			
VSS	K7			
VSS	K11			
VSS	K15			
VSS	L2			
VSS	L8			
VSS	L22			
VSS	M7			
VSS	M11			
VSS	M19			
VSS	N6			
VSS	N8			

(PK04003, V1.2) 27 / 30



Bank Name	Pin Name(Function name)	Pin Number	Differential Pair	Time Delay(ps)	DQS Group
	VSS	N16			
	VSS	Р3			
	VSS	P7			
	VSS	P9			
	VSS	P11			
	VSS	P13			
	VSS	R8			
	VSS	R10			
	VSS	R12			
	VSS	R20			
	VSS	Т7			
	vss	Т9			
	VSS	T11			
	VSS	T17			
	vss	U4			
	vss	U14			
	VSS	V1			
	VSS	V11			
	VSS	V21			
	VSS	W8			
	VSS	W18			
	VSS	Y5			
	VSS	Y15			
	vss	AA2			
	vss	AA12			
	VSS	AA22			
	VSS	AB9			
	VSS	AB19			
	VSS	G7			
	VSS	G8			
	VSS	G9			

### 2.2.2 Thermal Resistance

Table 2-4 Thermal Resistance

θJA(°C/W) (Flow: 0m/s)	θJB(°C/W)	θJC(°C/W)	,	θJA(°C/W) (Flow: 2m/s)
15.2	8.9	5.1	13.3	12.1

(PK04003, V1.2) 28 / 30



### **Chapter 3 Welding Requirements**

Table 3-1 Welding Requirements

Preheat(150 °−200 °C)time	60–120 S
Heating rate(TL to TP)	≤3 °C/S
Temperature above TL(217°C) time	60-150 S
Package peak temperature /TP	Reflow soldering:250°C Rewelding:260°C
TP -5°C temperature range duration time	≤30S
Rate of temperature fail (TP to TL)	≤ 6 °C/S
25°C rise to TP time	≤8 minutes

Note: Reference J-STD-020 standard.




Figure 3-1 Welding Temperature Curve

(PK04003, V1.2) 29 / 30



#### **Disclaimer**

#### **Copyright Notice**

This document is copyrighted by Shenzhen Pango Microsystems Co., Ltd., and all rights are reserved. Without prior written approval, no company or individual may disclose, reproduce, or otherwise make available any part of this document to any third party. Non-compliance will result in the Company initiating legal proceedings.

#### **Disclaimer**

- 1. This document only provides information in stages and may be updated at any time based on the actual situation of the products without further notice. The Company assumes no legal responsibility for any direct or indirect losses caused by improper use of this document.
- 2. This document is provided "as is" without any warranties, including but not limited to warranties of merchantability, fitness for a particular purpose, non-infringement, or any other warranties mentioned in proposals, specifications, or samples. This document does not grant any explicit or implied intellectual property usage license, whether by estoppel or otherwise.
- 3. The Company reserves the right to modify any documents related to its series products at any time without prior notice.

(PK04003, V1.2) 30 / 30