

# Logos2 Family FPGAs High-Speed Serial Transceiver (HSSTLP) Common Functions Application Guide

(AN04004, V1.3)

(12.05.2021)

Shenzhen Pango Microsystems Co., Ltd.

All Rights Reserved. Any infringement will be subject to legal action.



# **Revisions History**

#### **Document Revisions**

V1.3 12.05.2021 Initial release.
Application Francisco

(AN04004, V1.3)



# **About this Manual**

#### **Terms and Abbreviations**

Terms and Abbreviations	Meaning
HSSTLP	High Speed Serial Transceiver Low Performance

Application fixample for Reference Only

(AN04004, V1.3) 2/32



# **Table of Contents**

Revisions History	1
About this Manual	2
Table of Contents	3
Tables	4
Figures	5
Chapter 1 Documentation	6
Chapter 2 Application Environment	6
Chapter 3 Application Description	6
3.1 Register Configuration Interface	6
3.2 Loopback Function	8
3.3 PMA PRBS Function	14
3.4 PCS PRBS Function	
3.5 Dynamic Rate Switching	18
3.6 Programmable TX Output Swing	23
3.7 TX Pre-/Post-Cursor De-emphasis	
3.8 RX EO Adjustment	
3.9 CLK Aligner Function	29
3.9.1 RX clk aligner	
Disalaiman	



# **Tables**

Table 3-1 APB Address Mapping	6
Table 3-2 Loopback Mode Setting Via the Registers	10
Table 3-3 Loopback Mode Setting Via the Ports	12
Table 3-4 PMA PRBS Test Register Description	14
Table 3-5 PCS PRBS Test Register Description	16
Table 3-6 Supported Range for PLL Division Factors	19
Table 3-7 Description of PLL Configuration Registers Related to Dynamic Rate Switching	20
Table 3-8 Description of LANE Configuration Registers Related to Dynamic Rate Switching	20
Table 3-9 Dynamic Rate Switching Control Ports.	22
Table 3-10 TX Output Swing DAC0 Register Description	23
Table 3-11 Output Swing Control Port Description	24
Table 3-10 TA Output Swing DACO Register Description	26
Table 3-13 Post-Cursor De-Emphasis Configuration Register	27
Table 3-14 KX EU Adilistment Register Description	
Table 3-15 RX CLK Aligner Register Description	30
Table 3-16 RX CLK Aligner Port Description	30
Table 3-17 TX CLK Aligner Register Description	31
Table 3-18 TX CLK Aligner Port Description	31
Table 3-18 TX CLK Aligner Port Description	



# **Figures**

Figure 3-1 Enabling the APB Interface in the IPC Interface		7
Figure 3-2 HSSTLP Loopback Mode Data Path Overview		8
Figure 3-3 PCS Near-End Loopback Data Path Diagram		8
Figure 3-4 PMA Near-End Parallel Loopback Data Path Diagram		8
Figure 3-5 PMA Near-End Serial Loopback Data Path Diagram		9
Figure 3-6 PMA Far-End Parallel Loopback Data Path Diagram		9
Figure 3-7 PCS Far-End Loopback Data Path Diagram		9
Figure 3-8 IPC Ports Required for Loopback via the Registers		10
Figure 3-9 IPC Ports Required for Loopback Via the Ports		12
Figure 3-10 Dynamic Rate Switching IPC Interface Settings		23
Figure 3-11 Pre-Cursor De-Emphasis Diagram		25
Figure 3-12 Post-Cursor De-Emphasis Diagram		26
Figure 3-13 IPC Initial Value Settings for Pre and Post-Cursor De-Emphasis	<u> </u>	28
Figure 3-13 IPC Initial Value Settings for Pre and Post-Cursor De-Emphasis		

(AN04004, V1.3) 5/32



#### **Chapter 1 Documentation**

The Logos2 Family products have built-in high-speed serial interface modules with data rates ranging from 0.6 to 6.6 Gbps, namely HSSTLP. This document primarily introduces the basic operations of commonly used HSSTLP functions based on HSSTLP IP, including loopback, PRBS, TX de-emphasis, and output swing.

# **Chapter 2 Application Environment**

Software version: Pango Design Suite 2020.1 and later versions

IP version: Logos2 HSSTLP v1.3 and above versions

# **Chapter 3 Application Description**

#### 3.1 Register Configuration Interface

The HSSTLP IP has 4 LANEs and 2 PLLs internally, each LANE and PLL has a separate set of configuration registers and address space. To facilitate user access, the IP has added an APB Bridge module, so users can access all LANEs and PLLs through a single APB bus interface.

The address bus width of LANE or PLL is 12 bits. The APB Bridge adds a 4-bit address as the Chip Select signal, so the address bus width is 16 bits. The mapping relationship is shown in Table 1.

Table 3-1 APB Address Mapping

Address Range	Register
0x0000~0x03FF	LANE0 PCS
0x0400~0x07FF	LANE0 PMA RX
0x0800~0x0BFF	LANE0 PMA TX
0x0C00~0x0FFF	Received
0x1000~0x13FF	LANE1 PCS
0x1400~0x17FF	LANE1 PMA RX
0x1800~0x1BFF	LANE1 PMA TX
0x1C00~0x1FFF	Received

(AN04004, V1.3) 6/32



Address Range	Register
0x2000~0x23FF	LANE2 PCS
0x2400~0x27FF	LANE2 PMA RX
0x2800~0x2BFF	LANE2 PMA TX
0x2C00~0x2FFF	Received
0x3000~0x33FF	LANE3 PCS
0x3400~0x37FF	LANE3 PMA RX
0x3800~0x3BFF	LANE3 PMA TX
0x3C00~0x3FFF	Received
0x4000~0x4FFF	PLL0
0x5000~0x5FFF	PLL1

For details about the offset address of each register, please refer to "UG040008\_Logos2 Family FPGAs High-Speed Serial Transceiver (HSSTLP) User Guide"

In the IPC interface, users need to enable the APB interface, as shown in Figure 1.




Figure 3-1 Enabling the APB Interface in the IPC Interface

(AN04004, V1.3) 7/32



#### 3.2 Loopback Function

HSSTLP supports multiple loopback modes for testing, including PCS near-end loopback, PMA near-end parallel loopback, PMA near-end serial loopback, PMA far-end parallel loopback, and PCS far-end loopback.




Figure 3-2 HSSTLP Loopback Mode Data Path Overview




Figure 3-3 PCS Near-End Loopback Data Path Diagram




Figure 3-4 PMA Near-End Parallel Loopback Data Path Diagram

(AN04004, V1.3) 8 / 32






Figure 3-5 PMA Near-End Serial Loopback Data Path Diagram




Figure 3-6 PMA Far-End Parallel Loopback Data Path Diagram




Figure 3-7 PCS Far-End Loopback Data Path Diagram

Users can configure the loopback mode via the registers or ports. These two methods are described below respectively.

(AN04004, V1.3) 9/32



#### Method 1: Via the Registers

On the third page of the IPC interface, check [Show Reset Sequence Optional Pins]. Then in the expanded reset options, check the [RX Debug Bus] for four channels as shown in Figure 8 below.




Figure 3-8 IPC Ports Required for Loopback via the Registers

Table 3-2 Loopback Mode Setting Via the Registers

Loopback Mode	i_loop_dbg_x[2:0]	Register Settings
PCS Near-End	3'b011	PCS_NEAR_LOOP="TRUE"
Loopback	3 0011	Corresponding to bit[1]=1 of PCS register 0x024
PMA Near-End Parallel	3'b011	PMA_REG_RX_TX2RX_PLPBK_EN="TRUE"
Loopback	3 0011	Corresponding to bit[6]=1 of PMA RX register 0x40C
PMA Near-End Serial	3'b000	PMA_REG_TX_TX2RX_SLPBACK_EN="TRUE"
Loopback	3 0000	Corresponding to bit[4]=1 of PMA TX register 0x818
		(1)PMA_REG_TX_DATA_MUX_SEL=3
		Corresponding to bit[2:1]=2'b11 of PMA TX register 0x81D
PMA Far-End Parallel	3'b000	(2) PMA_REG_TX_FIFO_EN="TRUE"
Loopback	3 0000	Corresponding to $bit[0] = 1$ of PMA TX register 0x81D
		(3) PMA_REG_PLPBK_TXPCLK_EN="TRUE"
	<b>Y</b>	Corresponding to bit[2]=1 of PMA TX register 0x824
		(1)PCS_FAR_LOOP="TRUE"
•		Corresponding to bit[0]=1 of PCS register 0x024
DCS For End I conheck	3'b000	(2) PMA_REG_PLPBK_TXPCLK_EN="TRUE"
PCS Far-End Loopback		Corresponding to bit[2]=1 of PMA TX register 0x824
		(3) PCS_CB_RCLK_SEL =" PMA_TCLK"
		Corresponding to bit[4:3]=2'b01 of PCS register 0x00c
Note: During loopback testing ensure the value of HSSTLP GTP port P TDATA[45:44] is 2'b00 meaning that		

Note: During loopback testing, ensure the value of HSSTLP GTP port P\_TDATA[45:44] is 2'b00, meaning that the TX LANE cannot be in electrical\_idle state.

When receiving or transmitting data in normal work mode, set the i\_loop\_dbg\_x[2:0] and the value of corresponding loopback mode register to 0, and then reset the LANE.

(AN04004, V1.3) 10 / 32



Example:

Set LANE1 to PMA near-end serial loopback via the registers.

Steps

Step 1: First read the value of register 0x1818 (the bit[15:12]=1 of the corresponding address for LANE1)

Assume the default value read from 0x1818 is 0x80.

Step 2: According to the setting mode requirements, configure the value of the corresponding bits of register 0x1818 and the port i\_loop\_dbg\_1.

This is the PMA near-end serial loopback, so

write the value 0x90 to register 0x1818 // Change bit[4] of 0x1818 from 0 to 1 to enable PMA near-end serial loopback

Port signal i\_loop\_dbg\_1 =3'b000 // For PMA near-end serial loopback, this port value is 3'b000

(AN04004, V1.3) 11/32



#### Method 2: Via the ports

On the third page of the IPC interface, check [Show HSST Optional Pins] and in the expanded optional interfaces, check [Debug Bus]. Also check [Show Reset Sequence Optional Pins] and in the expanded reset options, check the [RX Debug Bus] for four channels as shown in Figure 9 below.




Figure 3-9 IPC Ports Required for Loopback Via the Ports

Table 3-3 Loopback Mode Setting Via the Ports

Loopback Mode	i_loop_dbg_x[2:0]	Loopback Mode Port Enable Signal
PCS Near-End Loopback	3'b011	i_p_pcs_nearend_loop_x=1'b1
PMA Near-End Parallel Loopback	3'b011	i_p_pma_nearend_ploop_x=1'b1
PMA Near-End Serial Loopback	3'b000	i_p_pma_nearend_sloop_x=1'b1
PMA Far-End Parallel Loopback	3'b000	i_p_pma_ farend_ploop_x=1'b0 (not via the ports)
PCS Far-End Loopback	3'b000	i_p_pcs_farend_loop_x=1'b1, and PCS_CB_RCLK_SEL =" PMA_TCLK" Corresponding to bit[4:3]=2'b01 of PCS register 0x00c
Note: During loophack testing, ansure the value of HSSTI D GTD part D. TDATA[45:44] is 2500, magning that		

Note: During loopback testing, ensure the value of HSSTLP GTP port P\_TDATA[45:44] is 2'b00, meaning that the TX LANE cannot be in electrical\_idle state.

(AN04004, V1.3) 12 / 32



When receiving or transmitting data in normal mode, set the i\_loop\_dbg\_x[2:0] and the corresponding loopback mode port enables to 0, and then reset the LANE.

#### Example:

Set LANE1 to PMA near-end serial loopback via the ports.

Steps

Step 1: According to the setting mode requirements, configure i\_p\_pma\_nearend\_sloop\_1 and the port i\_loop\_dbg\_1.

This is the PMA near-end serial loopback, so

Port signal i\_p\_pma\_nearend\_sloop\_1=1'b1 // Enable PMA near-end serial loopback.

Port signal i\_loop\_dbg\_1 =3'b000 // For PMA near-end serial loopback, this port value is 3'b000

The loopback test via the ports or the registers is considered alternative options, meaning that either method can be used as long as it is valid.

In the near-end loopback mode, the TX data is also transmitted to the TX output port of the PMA.

In the far-end loopback mode, RX data is also transmitted to the RX user interface of the Fabric.

In the PCS near-end loopback mode, the RX data path goes through the Word align module block, bypassing the PRBS Check of PCS.

(AN04004, V1.3) 13/32



## 3.3 PMA PRBS Function

In the PMA digital section, there is also a PRBS Generator & Checker module supporting the data widths of 8BIT, 10BIT, 16BIT, and 20BIT, and four data patterns of PRBS7, PRBS15, PRBS23, and PRBS31.

Table 3-4 PMA PRBS Test Register Description

Register Address	Corresponding Parameter Name	Description
0x40d Bit[5]	PMA_REG_PRBS_CHK_EN	PMA RX PRBS check enable, with a default of 0 1'b0: corresponds to parameter value "FALSE": disabled 1'b1: corresponds to parameter value "TRUE": enabled
0x40d Bit[4:3]	PMA_REG_PRBS_SEL	PMA RX PRBS mode selection, with a default of 2'b00 2'b00: PRBS7, corresponds to the parameter value "PRBS7" 2'b01: PRBS15, corresponds to the parameter value "PRBS15" 2'b10: PRBS23, corresponds to the parameter value "PRBS23" 2'b11: PRBS31, corresponds to the parameter value "PRBS31"
0x40e Bit[2]	PMA_REG_CHK_COUNTER_ EN	PRBS pattern error detection count enable/clear control, with a default of 0 1'b0: corresponds to parameter value "FALSE": disable, counter value clear 1'b1: corresponds to parameter value "TRUE": enable, counter count errors
0x40e Bit[1]	PMA_REG_LOAD_ERR_CNT	PRBS pattern error detection counter hold control signal, with a default of 0  1'b0: corresponds to Parameter value "FALSE", the counter always updates the cumulative error value detected by the current link  1'b1: Corresponds to the parameter value "TRUE", the counter value holds and does not update even if the link has an error
0x436 Bit[7:0] 0x437		Checking error counter in PMA PRBS checker REG_RX_ERR_COUNTER[7:0] Checking error counter in PMA PRBS checker
Bit[7:0] 0x438 Bit[7:0]	REG_RX_ERR_COUNTER	REG_RX_ERR_COUNTER[15:8]  Checking error counter in PMA PRBS checker REG_RX_ERR_COUNTER[23:16]
0x439 Bit[7:0]		Checking error counter in PMA PRBS checker REG_RX_ERR_COUNTER[31:24], the counter resets to 0 after reaching the maximum value and then accumulates again.
0x819 Bit[4:3]	PMA_REG_TX_PRBS_SEL	PMA TX PRBS mode selection, with a default of 2'b00 2'b00: PRBS7 2'b01: PRBS15 2'b10: PRBS23 2'b11: PRBS31
0x819 Bit[0]	PMA_REG_TX_PRBS_GEN_ EN	PMA TX PRBS generator enable, with a default of 0 1'b0: corresponds to parameter value "FALSE", disable 1'b1: corresponds to parameter value "TRUE":enable
0x81d Bit[3]	PMA_REG_TX_ERR_INSERT	PRBS error code injection, with a default of 0 Triggered by the rising edge from 0 to 1, one error code is injected into the PRBS data. During regular transmission of PRBS test data, the value remains 0  1'b0: Corresponds to the parameter value "FALSE"  1'b1: Corresponds to the parameter value "TRUE"
0x81d	PMA_REG_TX_DATA_MUX_	Data selection control signal, with a default value of 2'b00

(AN04004, V1.3) 14/32



Register Address	Corresponding Parameter Name	Description
Bit[2:1]	SEL	2'b00: data from pcs
		2'b01: prbs data
		2'b10: udp data
		2'b11: rx loopback data
		Register configuration TX_fifo_en enable, with a default of 0
	0x81d Bit[0] PMA_REG_TX_FIFO_EN	1'b0: Corresponds to parameter value "FALSE", disable
0x81d		1'b1: Corresponds to parameter value "TRUE", enable
Bit[0]		When TX PMA PRBS function or PMA far-end parallel
		loopback is used, set this value to 1. The default value under
		normal conditions is 0.

Register REG\_RX\_ERR\_COUNTER is read-only, while other registers are readable/writable.

Example:

Set the PRBS Generator and PRBS Checker of PMA LANE0 to PRBS31 mode.

Steps

Step 1: First read the values of registers 0x040d, 0x040e, 0x0819, and 0x081d, assuming

the default value of register 0x040d is 0xC0.

the default value of register 0x040e is 0x38,

the default value of register 0x0819 is 0x06,

and the default value of register 0x081d is 0x00.

Step 2: Set the values of the corresponding bits in the registers 0x040d, 0x040e, 0x0819, and 0x081d as required by the setup mode.

Here is PRBS31 mode, then

(AN04004, V1.3) 15 / 32



Step 3: Read registers 0x0436, 0x0437, 0x0438, and 0x0439, and read the check results

If the check result read is a non-zero value, users can reset the check result to 0 by writing 0x38 to register 0x040e, and then write 0x3c to register 0x040e to recount errors.

For example, users can repeat the following command operations:

write 0x1F to register 0x0819 ->

write 0x03 to register 0x081d ->

write 0xF8 to register 0x040d ->

write 0x38 to register 0x040e ->

write 0x3C to register 0x040e ->

Read registers 0x0436, 0x0437, 0x0438, and 0x0439

## 3.4 PCS PRBS Function

The PCS PRBS Generator & Checker module can operate in 8bit, 10bit, 16bit, and 20bit only modes and generate multiple feature code streams (refer to "UG040008\_Logos2 Family FPGAs High-Speed Serial Transceiver (HSSTLP) User Guide" for details). Users can dynamically insert error codes into the test code and perform error count.

Table 3-5 PCS PRBS Test Register Description

Register address	Corresponding Parameter Name	Description
0x01c Bit[5]	PCS_PRBS_ERR_LPBK	PRBS_ERR_LPBK enable, with a default of 0  1'b0: Corresponds to parameter value "FALSE";  1'b1: Corresponds to the parameter value "TRUE";
0x01c Bit[4]	PCS_RX_ERRCNT_CLR	PCS_ERR_CNT counter clear, high level clear, with a default of 0  1'b0: Corresponds to parameter value "FALSE";  1'b1: Corresponds to parameter value "TRUE", counter clear
0x01c Bit[3:0]	PCS_RX_PRBS_MODE	PRBS Checker mode selection at the receive side, with a default of 0 4'd0: Corresponds to parameter value "DISABLE"; 4'd1: Corresponds to the parameter value "PRBS_7"; 4'd2: Corresponds to the parameter value "PRBS_15"; 4'd3: Corresponds to the parameter value "PRBS_23"; 4'd4: Corresponds to the parameter value "PRBS_31";
0x01d Bit[5]	PCS_ENABLE_PRBS_G EN	PCS PRBS Generator enable, high level enable, with a default of 0 1'b0: Corresponds to parameter value "FALSE", Disable PRBS 1'b1: Corresponds to parameter value "TRUE", Enable PRBS
0x01d	PCS_TX_INSERT_ER	PRBS error code injection, with a default of 0

(AN04004, V1.3) 16/32



Register	Corresponding	Description		
address	Parameter Name			
Bit[4]		Triggered by the rising edge from 0 to 1, one error code is injected into		
		the PRBS data. During regular transmission of PRBS test data, the		
		value remains 0		
		1'b0: Corresponds to parameter value "FALSE";		
		1'b1: Corresponds to the parameter value "TRUE";		
		PCS PRBS Generator mode selection at the transmit side, with a default		
		of 0		
		4'd0: Corresponds to parameter value "DISABLE";		
		4'd1: Corresponds to the parameter value "PRBS_7";		
		4'd2: Corresponds to the parameter value "PRBS_15";		
0x01d	PCS_TX_PRBS_MODE	4'd3: Corresponds to the parameter value "PRBS_23";		
Bit[3:0]		4'd4: Corresponds to the parameter value "PRBS_31";		
		4'd5: Corresponds to the parameter value "LONG_1";		
		4'd6: Corresponds to the parameter value "LONG_0";		
		4'd7: Corresponds to the parameter value "20UI";		
		4'd8: Corresponds to the parameter value "D10_2";		
		4'd9: Corresponds to the parameter value "PCIE";		
0x01e		Checking error counter in PCS PRBS checker, which remains at 0xFF		
Bit[7:0]	PCS_ERR_CNT	after reaching its maximum value 0xFF and will not increment with		
Би[7.0]		further link errors until the counter is cleared		
		PMA TX polarity inversion, with a default of 0		
		1'b0: Corresponds to the parameter value "NORMAL"		
		$txpdata_out[19:0] = txpdata_in[19:0]$		
0x822	DMA DEC TY DOLAD	1'b1: Corresponds to the parameter value "REVERSE"		
	PMA_REG_TX_POLAR ITY	$txpdata\_out[19:0] = \sim txpdata\_in[19:0]$		
Bit[0]	11 1	The polarity of the PRBS data difference between PCS and PMA is		
		inverted. Therefore, when docking the PRBS of PMA and PCS, the		
		PRBS data output from the PCS Generator needs to be polarity inverted		
		at the PMA TX.		
		PMA RX polarity inversion control signal, with a default of 0		
		1'b0: Corresponds to parameter value "NORMAL"		
0.401	DIAL DEC DI DATE	1'b1: Corresponds to parameter value "REVERSE", data inversion by		
0x40d	PMA_REG_RX_DATA_	bit		
Bit[0]	POLARITY	The polarity of the PRBS data difference between PCS and PMA is		
		inverted. Therefore, when docking the PRBS of PMA and PCS, the PCS		
		Checker needs to be polarity inverted at the PMA RX.		

Register PCS\_ERR\_CNT is read-only, while other registers are readable/writable.

Example:

Set the PRBS Generator and PRBS Checker of PCS LANE0 to PRBS31 mode.

Steps

Step 1: First, read the values of registers 0x001c and 0x001d,

assuming the default values read are 0x00 for register 0x001c and 0x00 for register 0x001d.

(AN04004, V1.3) 17 / 32



Step 2: Set the corresponding bit values of registers 0x001C and 0x001D according to the requirements of the set mode.

Here is PRBS31 mode, then

Write the value 0x24 to register 0x001d //Enable PRBS Generator, PRBS31 mode, no error code injection

Write the value 0x04 to register 0x001c //Enable PRBS Checker PRBS31 mode to count check errors

Step 3: Read register 0x001E to read the check result

If the check result read is a non-zero value, users can clear the check result by writing 0x14 to register 0x001c, then write 0x04 to register 0x001c to recount errors. i.e., users can repeat some command operations:

Write 0x24 to register 0x001d ->

Write 0x14 to register  $0x001c \rightarrow$ 

Write 0x04 to register 0x001c ->

Read register 0x001e

#### 3.5 Dynamic Rate Switching

Dynamic rate switching can be performed via the registers or the ports.

Dynamic rate switching via the registers can be achieved by changing the values of the division ratio parameters N1, N2, M of the PLL and the value of the division ratio parameter D of the TX/RX LANE. It is ideal for scenarios where the reference clock and PLL frequency change.

Dynamic rate switching via the ports can only be achieved by changing the division ratio parameter D value of the TX/RX LANE. It is ideal for fast switching scenarios where the reference clock and PLL frequency do not change, but only the LANE rate changes, such as PCIe rate switching.

The TX and RX of the four LANEs in each HSSTLP share PLL0 and PLL1, and the TX or RX of each channel can independently select the clock source. The primary function of the PLL is

(AN04004, V1.3) 18 / 32



frequency synthesis, with the input clock and feedback clock passing through the Phase Frequency Detector (PFD), Charge Pump, and Loop Filter in sequence. The VCO frequency is locked between 1.6GHz and 6.6GHz. The PLL output frequency is determined by the input clock CLKIN frequency, input division factor M, and feedback division factors N1 and N2, with the calculation method as follows:

The relationship between PMA line rate and PLL output is calculated as follows:

Where D represents the division ratio on the TX or RX clock path.

Table 3-6 Supported Range for PLL Division Factors

Division Factor	Supported Values	Register Definition
M	1,2	Refer to the bit[4:0] definition of pma_pll_reg2
N1	4,5	Refer to the bit[5] definition of pma_pll_reg3
N2	1,2,3,4,5,6,8,10	Refer to the bit[4:0] definition of pma_pll_reg3
D 1240		Tx: Refer to the definition of bits [3] and [1:0] of pma_rx_reg12
ען	1,2,4,8	Rx: Refer to the definition of bits [7] and [5:4] of pma_rx_reg4

#### **Method 1: Via the Registers**

The registers for the division factors M, N1, N2, and D are as shown in the table below.

For the allocation of PLL and LANE address ports, please refer to "Table 1 APB Address Mapping".

pma\_pll\_reg2 corresponds to the PLL register offset address 0x002;

pma pll reg3 corresponds to the PLL register offset address 0x003;

pma rx reg4 corresponds to the LANE register offset address 0x404;

pma\_rx\_reg12 corresponds to the LANE register offset address 0x40c.

(AN04004, V1.3) 19/32



Table 3-7 Description of PLL Configuration Registers Related to Dynamic Rate Switching

Register Address	Corresponding Parameter Name	Description					
0x002 Bit[4:0]	PMA_PLL_REG_PLL_REFDIV	PLL reference clock divider M, related to IP configuration 5'b10000: Division Ratio 1 (default) 5'b00000: Division Ratio 2					
	PMA_PLL_REG_PLL_FBDIV	Bit[5]:Pll feedback divider N1; Bit[4:0],Pll feedback divider N2; Related to IP configuration					
		Setting N1 N2 Division Ratio					
		6'b010000 4 1 4					
		6'b000000 4 2 8					
		6'b000001 4 3 12 6'b000010 4 4 16					
		6'b000010 4 4 16 6'b000011 4 5 20					
0x003		6'b000101 4 6 24					
Bit[5:0]		6'b000110 4 8 32					
		6'b000111 4 10 40					
İ		6'b110000 5 1 5					
i		6'b100000 5 2 10					
		6'b100001 5 3 15					
		6'b100010 5 4 20					
		6'b100011 5 5 25					
		6'b100101 5 6 30 6'b100110 5 8 40					
		6'b100110 5 8 40 6'b100111 5 10 50					

Table 3-8 Description of LANE Configuration Registers Related to Dynamic Rate Switching

Register Address	Corresponding Parameter Name	Description
0x404 Bit[7]	PMA_REG_RX_RATE_EN	RX line rate division ratio control selection, 1'b0: Corresponds to the parameter value "FALSE" (default) Controlled by the port P_RX_RATE 1'b1: Corresponds to the parameter value "TRUE" Controlled by the register PMA_REG_RX_RATE
0x404 Bit[5:4]	PMA_REG_RX_RATE	RX line rate division ratio D control register 2'b00: The line rate is 1/4 of the PLL clock frequency; Corresponds to the parameter value "DIV4"; Corresponds to the division ratio of 8 2'b01: The line rate is 1/2 of the PLL clock frequency; Corresponds to the parameter value "DIV2"; Corresponds to the division ratio of 4 2'b10: Line rate and PLL clock frequency are equal (default); Corresponds to the parameter value "DIV1"; Corresponds to the division ratio of 2 2'b11: The line rate is 2 times the PLL clock frequency; Corresponds to the parameter value "MUL2"; Corresponds to the division ratio of 1

(AN04004, V1.3) 20 / 32



Register Address	Corresponding Parameter Name	Description
0x40c Bit[3]	PMA_REG_TX_RATE_EN	TX line rate division ratio control selection 1'b0: Corresponds to the parameter value "FALSE" (default) Controlled by the port P_TX_RATE 1'b1: Corresponds to the parameter value "TRUE", controlled by the register PMA_REG_TX_RATE
0x40c Bit[1:0]	PMA_REG_TX_RATE	TX line rate division ratio D control register 2'b00: The line rate is 1/4 of the PLL clock frequency; Corresponds to the parameter value "DIV4"; Corresponds to the division ratio of 8 2'b01: The line rate is 1/2 of the PLL clock frequency; Corresponds to the parameter value "DIV2"; Corresponds to the division ratio of 4 2'b10: The line rate is equal to the PLL clock frequency; Corresponds to the parameter value "DIV1" (default); Corresponds to the division ratio of 2 2'b11: The line rate is 2 times the PLL clock frequency; Corresponds to the parameter value "MUL2"; Corresponds to the division ratio of 1

#### Example:

Set the line rate of LANE0 via the registers; set the reference clock to 100MHz, and the TX and RX line rates to 5Gbps.

Step 1: Based on the relationship between the reference clock and the line rate, use the two formulas mentioned above to determine that M=1, N1\*N2=50, i.e., N1=5, N2=10, and D=2. Also note that the VCO frequency should be within the range of 1.6GHz to 6.6GHz.

Step 2: Read the value of register 0x0002 and overwrite bit[4:0] to 5'b10000, then write the data, i.e., set M to 1;

Read the value of register 0x0003 and modify bit[5:0] to 6'b100111, then write the data, i.e., set N1 to 5 and N2 to 10;

Read the value of register 0x0404 and modify bit[7] to 1'b1, i.e., change the RX line rate division ratio control selection to be register-controlled and [5:4] to 2'b10, then write the data, i.e., change the D value to 2;

Read the value of register 0x040c and change bit[3] to 1'b1, i.e., change the TX line rate division ratio control selection to be register-controlled and [1:0] to 2'b10, then write the data, i.e., change the D value to 2.

(AN04004, V1.3) 21/32



Step 3: After completing parameter configuration, use the control port i\_pll\_rst\_0 to perform a reset operation on HSSTLP (Do not control the APB interface reset, otherwise the configuration register will restore to default values).

#### Method 2: Via the Ports

Dynamic rate switching done via the ports already synchronizes the timing of RX/TX rate switching in the IP reset sequence. Users only need to set the TX/RX line rate division ratio ports and trigger enable signal.

The IP generates the N1, N2, and M values, as well as the initial values for i\_txckdiv/i\_rxckdiv, based on the set reference clock and line rate.

The PMA line rate is determined by the PLL output frequency and i\_txckdiv/i\_rxckdiv. Their correspondences are described in the following table.

Port Input/Output **Description** TX dynamic rate switching is enabled, valid on the rising edge Input active, in the i free clk clock domain. With the i txckdiv value i\_tx\_rate\_chng\_x set and stabilized, the enable is valid. TX line rate control signal, i.e., P\_TX\_RATE[1:0] 2'b00: The line rate is 1/4 of the PLL clock frequency; i\_txckdiv\_x[1:0] Input 2'b01: The line rate is 1/2 of the PLL clock frequency; 2'b10: Line rate equals PLL output clock frequency; 2'b11: The line rate is 2 times the PLL clock frequency. RX dynamic rate switching is enabled, valid on the rising edge Input active, in the i\_free\_clk clock domain. With the i\_rxckdiv i\_rx\_rate\_chng\_x value set and stabilized, its enable is valid. RX line rate control signal, i.e., P\_RX\_RATE[1:0] 2'b00: The line rate is 1/4 of the PLL clock frequency; i\_rxckdiv\_x[1:0] Input 2'b01: The line rate is 1/2 of the PLL clock frequency; 2'b10: The line rate is equal to the PLL clock frequency; 2'b11: The line rate is twice the PLL clock frequency.

Table 3-9 Dynamic Rate Switching Control Ports

IPC interface configuration is shown in Figure 10. After configuring the IP as above, related ports for dynamic rate switching will be added to the top-level module of the project.

(AN04004, V1.3) 22 / 32






Figure 3-10 Dynamic Rate Switching IPC Interface Settings

#### 3.6 Programmable TX Output Swing

#### Method 1: Via the Registers

First set HSSTLP GTP port signals P\_TX\_SWING\_x=0 and P\_TX\_MARGIN\_x=3'b000. The default setting values for these two port signal IPs are both 0, so they are controlled via the registers and no further modification is required.

TX output swing is achieved by controlling the PMA TX register offset address 0x811, as defined in the table below.

Table 3-10 TX Output Swing DAC0 Register Description

Register address	Corresponding Parameter Name	Description			
0x811 Bit[7:6]		Reserved,	fixed to valu	ue 0	
	· 010	TX output swing control DAC0 (default selection), bit[5] reserved, fixed value 0, bit[4:0] defined as follows			
			Setting	tx output swing(V)	
			5'b00000	0.193	
	PMA_REG_TX_AMP_DAC0		5'b00001	0.229	
			5'b00010	0.269	
			5'b00011	0.305	
0x811			5'b00100	0.344	
Bit[5:0]			5'b00101	0.383	
			5'b00110	0.416	
			5'b00111	0.453	
			5'b01000	0.486	
			5'b01001	0.519	
			5'b01010	0.552	
			5'b01011	0.582	
			5'b01100	0.615	

(AN04004, V1.3) 23/32



Register address	<b>Corresponding Parameter Name</b>	Descriptio	n		
			5'b01101	0.646	
			5'b01110	0.679	
			5'b01111	0.706	
			5'b10000	0.736	
			5'b10001	0.760	
			5'b10010	0.787	
			5'b10011	0.815	4
			5'b10100	0.839	13
			5'b10101	0.860	
			5'b10110	0.884	<b>Y</b>
			5'b10111	0.905	
			5'b11000	0.923	
			5'b11001	0.941	
			5'b11010	0.959	
			5'b11011	0.974	
			5'b11100	0.987	
			5'b11101	0.996	
		/	5'b11110	1.008	
		A	5'b11111	1.011	

#### **Method 2: Via the Ports**

The output swing can also be controlled through the port-based method, and the required ports are described as follows.

Table 3-11 Output Swing Control Port Description

Port	Input/Output	Description	
P_TX_SWING_x	Input	Transmitter output swing value for half-swing control 0: Full swing (default); 1: Half swing	
P_TX_MARGIN_x[2:0]	Input	Transmitter output swing DAC source selection. 3'b000: Swing source register PMA_REG_TX_AMP_DAC0 (default); 3'b001: Swing source register PMA_REG_TX_AMP_DAC1; 3'b010: Swing source register PMA_REG_TX_AMP_DAC2; 3'b011: Swing source registerPMA_REG_TX_AMP_DAC3; Other values: Reserved	

PMA\_REG\_TX\_AMP\_DAC0 Register Address: 0x811

PMA\_REG\_TX\_AMP\_DAC1 Register Address: 0x812

(AN04004, V1.3) 24 / 32



PMA\_REG\_TX\_AMP\_DAC2 Register Address: 0x813

PMA\_REG\_TX\_AMP\_DAC3 Register Address: 0x814

The register definitions are similar. Users can refer to Table 7 for the register definitions of PMA\_REG\_TX\_AMP\_DACO.

Note: The set values of TX output swing correspond to the voltage amplitude values, subject to the updated parameter values in the "UG040008\_Logos2 Family FPGAs High-Speed Serial Transceiver (HSSTLP) User Guide".

## 3.7 TX Pre-/Post-Cursor De-emphasis




Figure 3-11 Pre-Cursor De-Emphasis Diagram

(AN04004, V1.3) 25 / 32






Figure 3-12 Post-Cursor De-Emphasis Diagram

Signal Attenuation Calculation: 
$$deemp(dB) = 20 log(V_{pp}/V_{pp\_FFE})$$

The initial values of pre-/post-cursor de-emphasis can be dynamically set through the APB interface or set via the IPC interface (and can be dynamically set again via the APB interface). The two methods are described below respectively.

## Method 1: Via the Registers (Dynamic Configuration via APB Interface)

Table 3-12 Pre-Cursor De-Emphasis Configuration Register

Register address	Corresponding Parameter Name	Description			
0x829		Pre-cursor de-emp	phasis enable		
Bit[1]	PMA_REG_PD_PRE	1'b0: Correspond	ls to parameter valu	e ''TRUE'', enabled	
Dit[1]		1'b1: Corresponds	to parameter value "	FALSE", disable	
		0x826 bit[7:5]: reserved, fixed value 0 Bit[4:0]: TX pre-cursor de-emphasis setting values, defined in the table below:			
		Setting	Gain (dB)		
0x826	PMA_REG_TX_CFG_PRE	5'b00000	0		
Bit[4:0]		5'b00001	0.219	=	
		5'b00010	0.472	1	
		5'b00011	0.791	1	
		5'b00100	1.001	1	
		5'b00101	1.246	1	
		5'b00110	1.542	]	

(AN04004, V1.3) 26 / 32



Register address	Corresponding Parameter Name	Description		
		5'b00111	1.871	
		5'b01000	2.109	
		5'b01001	2.460	
		5'b01010	2.714	
		5'b01011	3.053	
		5'b01100	3.446	
		5'b01101	3.871	1
		5'b01110	4.215	14
		5'b01111	4.619	
		5'b10000	5.043	Y
		5'b10001	5.438	
		5'b10010	5.958	
		Others	reserved	

Table 3-13 Post-Cursor De-Emphasis Configuration Register

Register address	Corresponding Parameter Name	Description	<u> </u>		
0x808 Bit[2]	PMA_REG_TX_PD_POST	Post-cursor de-emphasis enable  1'b0: Corresponds to parameter value "ON", enabled  1'b1: Corresponds to parameter value "OFF", disable			
	12	0x828 bit[7:5]: reserved, fixed value 0 Bit[4:0]: TX post-cursor de-emphasis setting the table below:  Setting  Gain (dB)			
		5'b00000	0		
	Y	5'b00001	0.219		
		5'b00010	0.500		
		5'b00011	0.732		
		5'b00100	0.970		
	·. C	5'b00101	1.215		
0x828 Bit[4:0]	PMA_REG_CFG_POST	5'b00110	1.499		
Bit[4.0]	) <sup>y</sup>	5'b00111	1.771		
	<i>Y</i>	5'b01000	2.109		
		5'b01001	2.388		
<i>y</i>		5'b01010	2.789		
		5'b01011	3.092		
		5'b01100	3.446		
		5'b01101	3.829		
		5'b01110	4.171		
		5'b01111	4.619		
		5'b10000	5.091		
		5'b10001	5.539		

(AN04004, V1.3) 27 / 32



Register address	Corresponding Parameter Name	Description		
		5'b10010	5.904	
		5'b10011	6.511	
		5'b10100	7.001	
		5'b10101	7.563	
		5'b10110	8.095	
		5'b10111	8.809	
		5'b11000	9.588	1
		5'b11001	10.353	14
		5'b11010	11.325	
		5'b11011	12.159	, , , , , , , , , , , , , , , , , , ,
		5'b11100	13.205	
		Others	reserved	

Note: The set values of pre-/post-cursor correspond to the gain values, subject to the updated parameter values in the

#### **Method 2: Via IPC Interface**

Channel Insertion Loss								
TX Pre-Cursor Emphasis Enable	TX0_Pre-Cursor Enable		TX1_Pre-Cursor Enable		TX2_Pre-Cursor Enable		TX3_Pre-Cursor Enable	
TX De-emphasis Static Setting	-0.001dB	~	-0.001dB	~	-0.001dB	~	-0.001dB	~
TX Post-Cursor Emphasis Enable	TX0_Post-Cursoren Enable		TX1_Post-Cursoren Enable		TX2_Post-Cursoren Enable		TX3_Post-Cursoren Enable	
TX De-emphasis Static Setting	0.029dB	V	0.029dB	$\vee$	0.029dB	V	0.029dB	~
TX FFE Dynamic Control	TX0 FFE Dynamic Control		TX1 FFE Dynamic Control		TX2 FFE Dynamic Control		TX3 FFE Dynamic Control	
TX Config Post1	0.029dB	~	0.029dB	$\vee$	0.029dB	~	0.029dB	~
TX Config Post2	0.029dB	~	0.029dB	~	0.029dB	~	0.029dB	~

Figure 3-13 IPC Initial Value Settings for Pre and Post-Cursor De-Emphasis

- 1. Check [Pre-Cursor Enable] and configure the de-emphasis value to achieve pre-cursor de-emphasis
- 2. Check [Post-Cursor Enable] and configure the de-emphasis value to achieve post-cursor de-emphasis
- 3. Check [FFE Dynamic Control] and then dynamically select the post-cursor de-emphasis value through the port i\_p\_lx\_deemp\_ctl\_x[1:0].

When i\_p\_lx\_deemp\_ctl\_x[1:0]=00, check the [Post-Cursor] post-cursor de-emphasis value;

When i\_p\_lx\_deemp\_ctl\_x[1:0]=01, check the [TX Config Post1] post-cursor de-emphasis value;

When  $i_p_lx_deemp_ctl_x[1:0]=10$ , check the [TX Config Post2] post-cursor de-emphasis value; When  $i_p_lx_deemp_ctl_x[1:0]=11$ , reserve the value.

(AN04004, V1.3) 28 / 32

<sup>&</sup>quot;UG040008\_Logos2 Family FPGAs High-Speed Serial Transceiver (HSSTLP) User Guide".



#### 3.8 RX EQ Adjustment

The HSSTLP EQ module is an adaptive equalizer. By default, the adaptive function is enabled, and the EQ is automatically adapted to the channel attenuation. Manual EQ adjustment by the user is not required.

Users can also disable the adaptive function and choose to manually adjust the EQ by configuring the following registers.

Register Corresponding **Description** address **Parameter Name** 1'b0: Corresponds to the parameter value "FALSE", manually adjusts the PMA REG ANA RX EQ1 value using PMA\_REG\_RX\_EQ1\_R\_SET\_FB 0x427 \_EQ1\_R\_SET\_FB\_O\_ Bit[2] 1'b1: Corresponds to the parameter value "TRUE", auto-adjust the EQ1 **SEL** value (default) 1'b0: Corresponds to the parameter value "FALSE", manually adjusts the PMA\_REG\_ANA\_RX EQ2 value using PMA REG RX EQ2 R SET FB 0x427 EQ2 R SET FB O 1'b1: Corresponds to the parameter value "TRUE", auto-adjusts the EQ2 Bit[3] **SEL** value (default) EQ1 setting values, valid with manual adjustment, 0.5dB/step 0x428 PMA\_REG\_RX\_EQ1 During the adjustment, EQ1 and EQ2 setting values must be equal, Bit[3:0] R SET FB equivalent to an EQ value of 1dB/step EQ2 setting values, valid with manual adjustment, 0.5dB/step 0x429 PMA\_REG\_RX\_EQ2 During the adjustment, EQ1 and EQ2 setting values must be equal, Bit[6:3] \_R\_SET\_FB equivalent to an EQ value of 1dB/step

Table 3-14 RX EQ Adjustment Register Description

# 3.9 CLK Aligner Function

#### 3.9.1 RX clk aligner

After bypassing the RX Bridge FIFO, the clock phase of P\_RCLK2FABRIC can be adjusted through the clk aligner module. This adjustment ensures that the phase of the user-side read data clock P\_RX\_CLK\_FR\_CORE is correspondingly adjusted, thereby guaranteeing that P\_RX\_CLK\_FR\_CORE can correctly read the P\_RDATA data output by HSSTHP.

(AN04004, V1.3) 29 / 32



Related registers and ports for the RX clk aligner function are shown in Tables 3-15 and 3-16.

Table 3-15 RX CLK Aligner Register Description

Register Address	Corresponding Parameter Name	Description			
0x000	PCS_BYPASS_BRIDGE_FIFO	Bypass module Rx Bridge FIFO control,			
Bit[7] 0x000 Bit[6]	PCS_BYPASS_BRIDGE	[7:6]=2'b10 bypass Rx Bridge FIFO [7] or [6]=1'b0: Corresponds to the parameter value "FALSE" [7] or [6]=1'b1: Corresponds to the parameter value "TRUE"			
0x029 Bit[2]	PCS_CA_DYN_DLY_SEL_RX	1'b1: Corresponds to parameter value "TRUE", enable CLK Aligner			
0x029 Bit[1]	PCS_CA_DYN_DLY_EN_RX	1'b1: Corresponds to parameter value "TRUE", CLK Aligner delay step determined by register PCS_CA_RX or port P_CIM_CLK_ALIGNER_RX;			
0x029 Bit[0]	PCS_CA_RSTN_RX	1'b1: Corresponds to the parameter value "TRUE", the Rx CLK Aligner releases the reset.			
0x02a Bit[7:0]	PCS_CA_RX	Clock aligner delay value adjustment controlled by registers Bit[7]: reserved bit with invalid value; When Bit[6]=0: bit[5:0] is the delay adjustment value, the adjustment unit is 25ps, in Gray code format; When Bit[6]=1: bit[5:0] is the delay adjustment value, the adjustment unit is 50ps, in Gray code format; Gray code conversion formula: gray=((bin>>1)^bin)			

Table 3-16 RX CLK Aligner Port Description

Port I	[/O	Clock Domain	Description
P_CIM_CLK_ALIGNER_RX[7:0]	7	Asynchronous Signal	Clock aligner delay value adjustment controlled by RX LANE port; Bit[7]: reserved bit with invalid value; When Bit[6]=0: bit[5:0] is the delay adjustment value, the adjustment unit is 25ps, in Gray code format; When Bit[6]=1: bit[5:0] is the delay adjustment value, the adjustment unit is 50ps, in Gray code format; Gray code conversion formula: gray=((bin>>1)^bin)
P_CIM_DYN_DLY_SEL_RX	[	Asynchronous Signal	CLK Aligner delay step control selection 1'b0: Controlled by register PCS_CA_RX; 1'b1: Controlled by port P_CIM_CLK_ALIGNER_RX

## TX clk aligner

After bypassing the TX Bridge FIFO, the clock phase of P\_TCLK2FABRIC can be adjusted through the clk aligner module. This adjustment ensures that the phase of the user-side read data clock P\_TX\_CLK\_FR\_CORE is correspondingly adjusted, thereby guaranteeing that P\_TX\_CLK\_FR\_CORE can correctly read the P\_TDATA data output on the logic side.

(AN04004, V1.3) 30 / 32



Related registers and ports for the TX clk aligner function are shown in Tables 3-17 and 3-18.

Table 3-17 TX CLK Aligner Register Description

Register address	Corresponding Parameter Name	Description
0x010 Bit[2]	PCS_TX_BYPASS_BRIDGE_FIFO	Bypass module Tx Bridge FIFO control, [7:6]=2'b10 bypass Tx Bridge FIFO
0x010 Bit[1]	PCS_TX_BYPASS_BRIDGE_UINT	[2] or [1]=1'b0: Corresponds to the parameter value "FALSE" [2] or [1]=1'b1: Corresponds to the parameter value "TRUE"
0x2b Bit[2]	PCS_CA_DYN_DLY_SEL_TX	1'b1: Corresponds to the parameter value "TRUE", enables CLK Aligner
0x02b Bit[1]	PCS_CA_DYN_DLY_EN_TX	1'b1: Corresponds to parameter value "TRUE", CLK Aligner delay step determined by register PCS_CA_TX or port P_CIM_CLK_ALIGNER_TX;
0x02b Bit[0]	PCS_CA_RSTN_TX	1'b1: Corresponds to the parameter value "TRUE", Tx CLK Aligner releases the reset
0x02c Bit[7:0]	PCS_CA_TX	Clock aligner delay value adjustment controlled by registers Bit[7]: reserved bit with invalid value; When Bit[6]=0: bit[5:0] is the delay adjustment value, the adjustment unit is 25ps, in Gray code format; When Bit[6]=1: bit[5:0] is the delay adjustment value, the adjustment unit is 50ps, in Gray code format; Gray code conversion formula: gray=((bin>>1)^bin)

Table 3-18 TX CLK Aligner Port Description

Port	I/O/	Clock Domain	Description
P_CIM_CLK_ALIGNER_TX[7:0]	I	Asynchronous Signal	Clock aligner delay value adjustment controlled via TX LANE port; Bit[7]: reserved bit with invalid value; When Bit[6]=0: bit[5:0] is the delay adjustment value, the adjustment unit is 25ps, in Gray code format; When Bit[6]=1: bit[5:0] is the delay adjustment value, the adjustment unit is 50ps, in Gray code format; Gray code conversion formula: gray=((bin>>1)^bin)
P_CIM_DYN_DLY_SEL_TX	I	Asynchronous Signal	CLK Aligner delay step control selection 1'b0: Controlled by register PCS_CA_TX; 1'b1: Controlled by port P_CIM_CLK_ALIGNER_TX.

(AN04004, V1.3) 31/32



#### **Disclaimer**

#### **Copyright Notice**

This document is copyrighted by Shenzhen Pango Microsystems Co., Ltd., and all rights are reserved. Without prior written approval, no company or individual may disclose, reproduce, or otherwise make available any part of this document to any third party. Non-compliance will result in the Company initiating legal proceedings.

#### **Disclaimer**

- 1. This document only provides information in stages and may be updated at any time based on the actual situation of the products without further notice. The Company assumes no legal responsibility for any direct or indirect losses caused by improper use of this document.
- 2. This document is provided "as is" without any warranties, including but not limited to warranties of merchantability, fitness for a particular purpose, non-infringement, or any other warranties mentioned in proposals, specifications, or samples. This document does not grant any explicit or implied intellectual property usage license, whether by estoppel or otherwise.
- 3. The Company reserves the right to modify any documents related to its series products at any time without prior notice.
- 4. The information contained in this document is intended to assist users in resolving application-related issues. While we strive for accuracy, we cannot guarantee that the document is entirely free from flaws. Should any functional abnormalities and performance degradation arise due to deviation from the prescribed procedures outlined herein, our company will neither be held liable nor concede that such issues stem from product deficiencies. The solutions presented in this document are just one of the feasible options and cannot cover all application scenarios. Consequently, if users encounter functional abnormalities or performance degradation despite adhering to the prescribed procedures outlined herein, we cannot assure that such issues are indicative of product deficiencies.

(AN04004, V1.3) 32 / 32