HW#1 Real-time Debugging of a HW-SW Platform




Chun-Jen Tsai National Chiao Tung University 10/05/2021

Homework Goal

- □ In this homework, you will learn how to use Xilinx
 Integrated Logic Analyzer (ILA) for real-time debugging
- □ You must also modify the Dhrystone program and see how you can improve its performance
 - As a first attempt, optimize strcpy() and strcmp() first
 - Your modifications must produce an equivalent C program for all functions (e.g. no defective strcpy() that only works for Dhrystone!)
- □ Upload the source code you have modified and a two-page report to E3 by 10/18, 17:00.
- ☐ The TA will set up a schedule for you to demo to them.

Circuit Implementation for Real HW

- □ To run an application on the Aquila SoC:
 - Generate the FPGA bit file
 - 2. Connect Arty to the PC
 - Run a Terminal emulator on the host PC
 - 4. Program the bit file into Arty
 - 5. Send a RISC-V application from the host PC to the serial port




Terminal Settings (1/2)

- □ You can install the TeraTerm[†] on Windows, or
 GTKTerm on Linux to talk to the Aquila SoC in FPGA
 - It is better not to use "minicom" on Linux
- □ Pick the right COM port and set the UART parameters:

For Windows, check the device manager:






Terminal Settings (2/2)

□ For Linux, use "sudo dmesg" to see the Arty devices:


```
[2064339.294090] usb 1-7: Product: Digilent USB Device
[2064339.294091] usb 1-7: Manufacturer: Digilent
[2064339.294092] usb 1-7: SerialNumber: 210319A8C7F1
[2064339.297789] ftdi_sio 1-7:1.0: FTDI USB Serial Device converter detected
[2064339.297801] usb 1-7: Detected FT2232H
[2064339.297928] usb 1-7: FTDI USB Serial Device converter now attached to ttyUSB0
[2064339.299920] ftdi_sio 1-7:1.1: FTDI USB Serial Device converter detected
[2064339.299928] usb 1-7: Detected FT2232H
[2064339.300026] usb 1-7: FTDI USB Serial Device converter now attached to ttyUSB1
```

□ GTKTerm configuration:




Arty serial port device.

Program the Aquila SoC into FPGA




Program The FPGA




Select the BIT File for Programming

□ If circuit synthesis is done, a soc_top.bit file will be under aquila mpd/aquila mpd.runs/impl 1/:



Run an Executable on Windows

 Once FPGA is programmed, a message is displayed on TeraTerm:



Run an Executable on Linux

□ Under Linux, you can send an ebf file to Arty using the command: \$ cat dhry.ebf > /dev/ttyUSB1

			GTKTerm - /de	v/ttyUS	B1 11520	0-8-N-1				-		0
File Edit	Log	Configuration	Control signals	View	Help							
******* ** ** *** Choose T BTN0: Pr BTN1: 'C BTN2: SC	****** Avn LED ****** ***** Task: rint P Cylon' crolli	******** et/Digilen s and swit ******	play.	***** uation emons	****** n Board tration ******	*****	** **					
The Aqui	ila So	C is ready	, EISL@NCTU to go. o be sent f	100 RESTRICTION				====				
/dev/ttyU	JSB1 115	5200-8-N-1					DTR	RTS	CTS	CD	DSR	Ri

Executable File Format (1/2)

- ☐ An executable file tells a computing system how to set up the memory for instruction code and data
 - A common executable file format for a POSIX-compliant system is the ELF format
 - ELF file format is quite complex to parse and load
- □ For embedded systems, *.bin file is often used
 - *.bin is a plain runtime memory image
 - GCC command objcopy can convert a *.elf to a *.bin.
 - No location information in *.bin files
- □ For this lab, we use the simple *.ebf file format. In the future, we will use the standard *.elf format

Executable File Format (2/2)

□ Layout of a *.ebf file:

Starting Address (4-byte)

Size of the bin image (4-byte)

Code section

Data section (with initial values)

extra header added to a * .bin image

*.bin image generated using objcopy

Dhrystone Result

□ Send dhry.ebf to Aquila and you will see:


```
COM8:115200baud - Tera Term VT
                                                                       File Edit Setup Control Window Help
Enum Loc:
       should be: 1
Str 1 Loc: DHRYSTONE PROGRAM, 1'ST STRING
      should be: DHRYSTONE PROGRAM, 1'ST STRING
Str 2 Loc: DHRYSTONE PROGRAM, 2'ND STRING
       should be: DHRYSTONE PROGRAM, 2'ND STRING
It tooks 7.99 seconds.
Microseconds for one run through Dhrystone: 7.986669
Dhrystones per Second:
                                          125208.6
VAX MIPS:
                                          71.3
DMIPS/Mhz:
                                           0.71
Aquila execution finished.
Program exit with a status code 0
Aquila execution finished.
Press <reset> on the FPGA board to reboot the cpu ...
```

Analyze the Execution of Aquila SoC

- □ To analyze the behavior of Aquila, you can use a RTL simulator or the Integrated Logic Analyzer (ILA)
- ☐ You have used the simulator in HW#0:
 - Simulation of a circuit is very slow
 - ROM must be modified to contain the program to be analyzed
- □ Real-time ILA circuit probing:
 - Embed signal probes into your circuit
 - Set a trigger condition to capture signal traces to on-chip RAM
 - Perform a post-mortem analysis on a PC afterwards


Real-Time Probing Using Vivado

- □ Full-system simulations for complex logic and software behaviors would take too much time; and real devices are difficult to simulate
- □ In the good old days, for real-time debugging of a digital circuit, we use a logic analyzer for the job



Vivado Integrated Logic Analyzer

□ Vivado Integrated Logic Analyzer (ILA) is an IP that can be integrated into the hardware platform so that some signals in the user IP's can be intercepted and saved in a trace file for analysis



Debug Your Circuit in Real-Time

- □ To debug your logic in real-time, you must "mark" the signals for debugging with one of the three methods:
 - Using the "synthesis attribute" syntax in Verilog-2001
 - Using the Vivado GUI IDE
 - Using the TCL command console (we don't use TCL here)
- □ After marking the signals, you must set up the debug wizard before you use the Hardware Manager to capture the signals at runtime
- Do not mark the system clock. The waveform viewer has tick markers.

Mark Debug Signals Using Verilog

□ In Verilog-2001, you can set the synthesis attributes of a signal, for example:


```
(* mark_debug = "true" *) wire my_signal
```

This will turn on the "debug" attribute of my_signal.

- ☐ In Vivado, if your logic has signals with the debug attribute enabled, then:
 - The signals will not be "optimized-out" by the logic synthesizer
 - Vivado will insert an ILA IP into the synthesized design to monitor and capture these signals at runtime


Mark Debug Signals Using GUI (1/2)

□ To debug a circuit, open the synthesized design:




Mark Debug Signals Using GUI (2/2)

■ Mark the signal in the "Netlist" or "Schematic" windows:



Set Up the Debug Wizard

□ Open the "Set Up Debug" wizard:




Confirm the Debugged Nets

□ Just hit "Next"




Double-Check Nets to Be Debugged

- ☐ You can add any missing signals in this dialog box
 - Note: some signals in your Verilog code may be missing due to the optimization process of the logic synthesizer!




Modify Trigger Options

☐ You can check both the "Capture control" and the "Advanced trigger" boxes




Save the New Debug Constraints




Re-Synthesis to Add ILA Debug Core

- □ An extra ILA IP will be added after re-synthesis
- □ Now, go ahead and generate the bitstream




Program the FPGA for ILA

□ Once you hit the "program device" menu item, you will see an extra ILA configuration file is selected:



The Hardware Manager with ILA View



Setting a Trigger


- A trigger is a signal condition that tells the ILA to begin capturing waveforms
 - You can drag a signal from the "Signal Name" window to the "Trigger Setup" window to use it as a trigger
- □ Set the trigger condition:



■ When code_addr_o in core_top.v equals 0x4A24 the ILA will be triggered to capture 1024 cycles of signals


Capturing the Signals

□ Now, you can activate the ILA, and send a program from the UART to FPGA to capture the waveform



Analyze the Captured Waveform

□ When Aquila hits the main() of Dhrystone at 0x4A24, the ILA will begin to capture waveforms:



Tracing the Execution of a Function

- □ One of the reasons that DMIPS of Aquila is a little bit low is because the C library (elibc) is not optimized!
- □ For example, you can use ILA to trace the execution of the strcpy() and analyze why the processor cannot execute the function efficiently
 - The *.objdump tells you the start address of the function
 - strcpy() begins at 0x00001ea0 in my build
 - Pay attention to the stall cycles for program execution

Dhrystone Benchmarks Issues

- ☐ There is no perfect benchmarks. For Dhrystone, it's much less than perfect[†]:
 - Too many fixed-length string operations (strcpy() and strcmp())
 - Code/data size too small to test cache performance
 - Dirty compilers that optimize for Dhrystone can achieve extra 50% higher DIMPS numbers
 - Did not take into account architecture features (e.g., RISC, VLIW, SIMD, and superscalar)
 - Code patterns do not reflect modern applications (is CPU critical for modern applications?)
 - So, why do we use it in the first place?

Your Homework

- □ Go through the behavior simulation flow and the ILA probing flow.
- □ Rewrite strcpy() and strcmp(), see if you can increase the DMIPS/MHz performance
- Use the simulator or ILA to analyze the execution of your code and compare it against the original code
- □ Write a 2-page double-column report[†]:
 - Discuss what you have done to optimize the SW for DMIPS
 - Discuss what you have found using the Simulator or the ILA to analyze the execution of the program