|  |
| --- |
| Software Design Document  for the  **Core Flight System SP0-VxWorks6.9 Platform Support Package** |
| Engineering Directorate  Software, Robotics and Simulation Division |
| Availability:  NASA & NASA contractor employees as required  May 2022  Baseline      National Aeronautics and  Space Administration  **Lyndon B. Johnson Space Center**  Houston, Texas |

**Change Record**

|  |  |  |  |
| --- | --- | --- | --- |
| ***Revision*** | ***Date*** | ***Originator*** | ***Description*** |
| N/A | Oct 2021 | Tam Ngo | Initial draft |
| N/A | May 2022 | Tam Ngo | Baseline |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

**Table of Contents**

1 Introduction 6

1.1 Scope 6

1.2 Responsibility and Change Authority 6

2 Related Documentation 6

2.1 Applicable Documents 6

2.2 Reference Documents 7

2.3 Order of Precedence 7

3 CSCI-Wide design decisions 7

3.1 Core Flight System 7

3.2 VxWorks6.9/SP0-S Platform Support Package 8

4 CSCI Architectural Design 8

4.1 CSCI Components 8

4.2 Concept of Execution 12

4.3 Interface Design 12

4.3.1 Common APIs 12

4.3.2 Startup APIs 12

4.3.3 FLASH APIs 12

4.3.4 Exception Storage APIs 12

4.3.5 Memory APIs 12

4.3.6 Memory Scrubbing APIs 12

4.3.7 Module APIs 12

4.3.8 SP0 Info APIs 13

4.3.9 NTP Time Synchronization APIs 13

5 CSCI Detailed Design 13

5.1 Assumptions, Dependencies and Constraints 13

5.1.1 Assumptions 13

5.1.2 Dependencies 13

5.1.3 Constraints 13

6 Bi-Directional Traceability Matrix 14

6.1 From Requirement to Design Element 14

6.2 From Design Element to Requirement 14

7 Appendices 15

7.1 Abbreviations and Acronyms 15

7.2 Definition of Terms 16

8 notes 17

**List of Tables**

[Table 2‑1: Applicable Documents 5](#_Toc85382159)

[Table 2‑2: Reference Documents 6](#_Toc85382160)

[Table 4‑1: SP0-VxWorks6.9 PSP Common APIs 11](#_Toc85382161)

[Table 4‑2: SP0-VxWorks PSP Startup APIs 11](#_Toc85382162)

[Table 4‑3: SP0-VxWorks PSP FLASH APIs 11](#_Toc85382163)

[Table 4‑4: SP0-VxWorks6.9 PSP Exception Storage APIs 11](#_Toc85382164)

[Table 4‑5: SP0-VxWorks6.9 PSP Memory APIs 11](#_Toc85382165)

[Table 4‑6: SP0-VxWorks6.9 PSP Memory Scrubbing APIs 11](#_Toc85382166)

[Table 4‑7: SP0-VxWorks6.9 PSP Module APIs 12](#_Toc85382167)

[Table 4‑8: SP0-VxWorks6.9 PSP SP0 APIs 12](#_Toc85382168)

[Table 4‑9: SP0-VxWorks6.9 PSP NTP Time Synchronization APIs 12](#_Toc85382169)

**List of Figures**

Figure 3‑1: Core Flight System Architectural Layers 7

Figure 4‑1. SP0-VxWorks6.9 PSP File Structure 8

# Introduction

The Software Design Document (SDD) details the Computer Software Units (CSUs), including their identities, attributes, static relationships, dynamic interactions and design requirements. The SDD includes enough structural and behavioral information sufficient to (1) specify the internal and external behavior of the primitive software components, and (2) be translated straightforwardly into the chosen programming language(s). The SDD includes information sufficient to enable sustaining engineering of the software by programmers other than the original developers. This includes the software structure, module definitions and functionality, high-level interface descriptions, threads of control, major data structures, and important algorithms.

This SDD defines the requirements and design of the software for the Core Flight System SP0-VxWorks6.9 Platform Support Package.

## Scope

This Software Design Document (SDD) documents the requirements and design of the Core Flight System SP0-VxWorks6.9 Platform Support Package. This document includes the selected design of the software, including its decomposition into software components, their relationships, and the design of interfaces.

## Responsibility and Change Authority

This document is prepared in accordance with EA-WI-025, “GFE Flight Project Software and Firmware Development”. The responsibility for the development of this document lies with the Spacecraft Software Engineering Branch. Change authority is the Software, Robotics and Simulation Division of the Johnson Space Center.

# Related Documentation

The following documents are referenced in this specification. Unless otherwise specified, the exact issue shown is the applicable version.

## Applicable Documents

The following documents, of the exact issue and revision shown, form a part of this SDD to the extent specified herein.

Table ‑: Applicable Documents

| ***Document***  ***Number*** | ***Document Title*** | ***Revision /***  ***Release Date*** |
| --- | --- | --- |
| NPR 7150.2 | NASA Software Engineering Procedural Requirements | Rev C / Aug 2019 |
| EA-WI-025 | GFE Flight Project Software and Firmware Development | Rev D / Sep 2013 |
| GP-10021 | Core Flight Software Certification Software Development Plan | Baseline / May 2020 |

## Reference Documents

The following documents are referenced within this SDD. These documents do not form a part of this SDD and are not controlled by their reference herein.

Table ‑: Reference Documents

| ***Document***  ***Number*** | ***Document Title*** | ***Revision /***  ***Release Date*** |
| --- | --- | --- |
| GSFC 582-2007-001 | cFE Application Developer’s Guide | Rel. 5.4 / Sep 2014 |
| GSFC 582-2008-012 | cFS Deployment Guide | Rel. 3.0 / Sep 2014 |
| GSFC 582-2007-00 | OSAL Configuration Guide | Rel. 4.2.1 / Aug 2016 |
| N/A | SP0-VxWorks6.9 PSP Software User’s Guide | Baseline / May 2022 |

## Order of Precedence

In the event of a conflict between the text of this SDD and an applicable document cited herein, the text of this SDD takes precedence.

# CSCI-Wide design decisions

## Core Flight System

The Core Flight System (cFS) was developed by NASA Goddard Spaceflight Center (GSFC) as a reusable and extendible framework for developing flight software. The cFS framework has been developed over many years and was first used by NASA on the Lunar Reconnaissance Orbiter (LRO) spacecraft mission in 2009. Since then it has been successfully reused for other spacecraft missions, and its reuse has substantially increased across other NASA centers. A key feature of this framework is a layered software architecture proven to be robust and resilient in adapting to new hardware platforms with minimal changes. The cFS framework is composed of software abstraction layers from the underlying hardware and operating system as shown in **Figure 3-1**. Each layer provides a set of Application Programming Interfaces (APIs) that hides the underlying implementation for various platforms; and the implementation can be changed independently, without affecting the other layers.

A screenshot of a video game

Description automatically generated

Figure ‑: Core Flight System Architectural Layers

## VxWorks6.9/SP0-S Platform Support Package

The Platform Support Package (PSP) is the abstraction layer of the processor’s Board Support Package (BSP). A PSP provides a common set of Application Programming Interfaces (APIs) that can be used by the cFE, the OSAL and any cFS application/library.

The SP0-VxWorks6.9 PSP is implemented specifically for the AiTech SP0-S processor running VxWorks v6.9 real-time operating system (RTOS).

# CSCI Architectural Design

## CSCI Components

The general design of the PSP is structured like a typical C library. **Figure 4-1** depicts the file directory hierarchy of the PSP code base.




Figure ‑. SP0-VxWorks6.9 PSP File Structure

The followings list the C source/header files and their purpose.

* psp/fsw/inc/cfe\_psp.h

This header file contains the function declarations of the PSP’s public APIs.

* psp/fsw/modules/eeprom\_direct/cfe\_psp\_eeprom\_direct.c

This source file defines the function definitions for the EEPROM-related APIs.

* psp/fsw/modules/ntp\_clock\_vxworks/cfe\_psp\_ntp.c

This source file defines the function definitions for the NTP time-related APIs.

* psp/fsw/modules/port\_direct/cfe\_psp\_port\_direct.c

This source file defines the function definitions for the port-related APIs for systems that can access I/O ports directly via memory-mapped addresses.

* psp/fsw/modules/ram\_direct/cfe\_psp\_ram\_direct.c

This source file defines the function definitions for the RAM-related APIs for systems that can access physical memory directly.

* psp/fsw/modules/timebase\_vxworks/cfe\_psp\_timebase\_vxworks.c

This source file defines the function definitions for the time-related APIs via the VxWorks vxTimeBaseGet() routine.

* psp/fsw/shared/inc/cfe\_psp\_exceptionstorage\_api.h

This header file defines the function declarations for the exception storage-related APIs. It provides a generic storage buffer ring for exceptions and functions to manipulate it.

* psp/fsw/shared/inc/cfe\_psp\_exceptionstorage\_types.h

This header file contains the definitions of data structures used by the exception storage functions.

* psp/fsw/shared/inc/cfe\_psp\_memory.h

This header file contains the function declarations for the memory-related supporting functions for the local PSP routines.

* psp/fsw/shared/inc/cfe\_psp\_module.h

This header file defines the data structures and function declarations for the module-related APIs.

* psp/fsw/shared/src/cfe\_psp\_exceptionstorage.c

This source file contains the function definitions for the exception storage-related APIs.

* psp/fsw/shared/src/cfe\_psp\_memrange.c

This source file contains the function definitions for the memory range-related APIs. The memory range is a table of valid memory address ranges maintained by the cFE.

* psp/fsw/shared/src/cfe\_psp\_memutils.c

This source file contains the function definitions for the utility functions used by the memory-related APIs.

* psp/fsw/shared/src/cfe\_psp\_module.c

This source file contains the function definitions for the module-related APIs.

* psp/fsw/shared/src/cfe\_psp\_version.c

This source file contains the function definitions for routines that obtain the values of the various version identifiers.

* psp/fsw/sp0-vxworks6.9/inc/cfe\_psp\_config.h

This header file defines the PSP configuration and data structure definitions for the SP0-VxWorks6.9 implementation.

* psp/fsw/sp0-vxworks6.9/inc/psp\_flash.h

This header file contains the function declarations for the SP0-VxWorks6.9 PSP’s FLASH-related APIs. These functions handle FLASH IO interactions.

* psp/fsw/sp0-vxworks6.9/inc/psp\_mem\_scrub.h

This header file contains the function declarations for the SP0-VxWorks6.9 PSP’s memory scrubbing-related APIs.

* psp/fsw/sp0-vxworks6.9/inc/psp\_sp0\_info.h

This header file contains the data structure definitions and function declarations for obtaining statistical data on the SP0 processor such as Power-On Self Test (POST) results, processor temperatures, voltages, active boot EEPROM, etc.

* psp/fsw/sp0-vxworks6.9/inc/psp\_start.h

This header file contains the function declarations for the SP0-VxWorks6.9 PSP’s startup/reset-related APIs.

* psp/fsw/sp0-vxworks6.9/inc/psp\_time\_sync.h

This header file contains the function declarations for the SP0-VxWorks6.9 PSP’s NTP time synchronization-related APIs.

* psp/fsw/sp0-vxworks6.9/inc/psp\_verify.h

This header file contains the static compile-time checks of the SP0-VxWorks6.9 PSP configurations.

* psp/fsw/sp0-vxworks6.9/inc/psp\_version.h

This header file defines the SP0-VxWorks6.9 PSP’s version identifiers.

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_exception.c

This source file contains the function definitions for the SP0-VxWorks6.9 PSP’s exception-related APIs.

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_mem\_scrub.c

This source file contains the function definitions for the SP0-VxWorks6.9 PSP’s memory scrubbing-related APIs.

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_memory.c

This source file contains the function definitions for the SP0-VxWorks6.9 PSP’s memory-related APIs.

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_sp0\_info.c

This source file contains the functions definitions for obtaining statistical data on the SP0 processor.

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_start.c

This source file contains the function definitions for the SP0-VxWorks6.9 PSP’s startup/reset-related APIs.

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_support.c

This source file contains the function definitions for the SP0-VxWorks6.9 PSP’s “glue” routines between the cFE and the SP0 Board Support Package (BSP).

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_watchdog.c

This source file contains the function definitions for the SP0-VxWorks6.9 PSP’s watchdog-related APIs.

* psp/fsw/sp0-vxworks6.9/src/cfe\_psp\_flash.c

This source file contains the function definitions for the SP0-VxWorks6.9 PSP’s FLASH-related APIs.

## Concept of Execution

As a library, PSP only provides the public functions that can be used by the cFE, OSAL and any cFS applications/libraries. It cannot be executed as a stand-alone task or application, and hence, has no concept of execution.

## Interface Design

The SP0-VxWorks6.9 PSP’s APIs are grouped into nine categories: common APIs, startup, reserved memory in FLASH, exception storage, memory, memory scrubbing, module, SP0 info, and NTP time synchronization.

### Common APIs

**Table 4-1** lists the SP0-VxWorks6.9 PSP APIs associated with common APIs for a cFE PSP.

Table ‑: [SP0-VxWorks6.9 PSP Common APIs](PSP_sp0-vxworks6.9_common.pdf)

### Startup APIs

**Table 4-2** lists the SP0-VxWorks6.9 PSP APIs associated with PSP startup.

Table ‑: [SP0-VxWorks6.9 PSP Startup APIs](PSP_sp0-vxworks6.9_startup.pdf)

### FLASH APIs

**Table 4-3** lists the SP0-VxWorks6.9 PSP APIs associated with FLASH IO interaction.

Table ‑: [SP0-VxWorks6.9 PSP FLASH APIs](PSP_sp0-vxworks6.9_cdsflash.pdf)

### Exception Storage APIs

**Table 4-4** lists the SP0-VxWorks6.9 PSP’s APIs associated with the exception storage.

Table ‑: [SP0-VxWorks6.9 PSP Exception Storage APIs](PSP_sp0-vxworks6.9_exceptionstorage.pdf)

### Memory APIs

**Table 4-5** lists the SP0-VxWorks6.9 PSP’s APIs associated with memory.

Table ‑: [SP0-VxWorks6.9 PSP Memory APIs](PSP_sp0-vxworks6.9_memory.pdf)

### Memory Scrubbing APIs

**Table 4-6** lists the SP0-VxWorks6.9 PSP’s APIs associated with memory scrubbing.

Table ‑: [SP0-VxWorks](PSP_sp0-vxworks6.9-memoryscrub.pdf)6.9 PSP Memory [Scrubbing](PSP_sp0-vxworks6.9_memoryscrub.pdf) APIs

### Module APIs

**Table 4-7** lists the SP0-VxWorks6.9 PSP’s APIs associated with module.

Table ‑: [SP0-VxWorks6.9 PSP Module APIs](PSP_sp0-vxworks6.9_module.pdf)

### SP0 Info APIs

**Table 4-8** lists the SP0-VxWorks6.9 PSP’s APIs associated with SP0 statistical data.

Table ‑: [SP0-VxWorks6.9 PSP SP0 APIs](PSP_sp0-vxworks6.9_sp0.pdf)

### NTP Time Synchronization APIs

**Table 4-9** lists the SP0-VxWorks6.9 PSP’s APIs associated with NTP time synchronization.

Table ‑: [SP0-VxWorks6.9 PSP NTP Time Synchronization APIs](PSP_sp0-vxworks6.9_timesync.pdf)

# CSCI Detailed Design

This section of the document is generated from Doxygen comments in the application’s source code. The section contains the declarations of macros, variables and data structures, the function definitions, along with their inputs, outputs and limitations. The generated document also includes the application’s configurable parameters and their values. For more details, see [Section\_5](PSP_SP0-VXWORKS6.9_sdd_s5.pdf).

## Assumptions, Dependencies and Constraints

### Assumptions

1. The SP0-VxWorks6.9 PSP contains the implementation of the common PSP APIs, as well as the additional custom APIs that are specific to the SP0 processor. The custom APIs are dictated by the software system’s requirements, and hence, will vary from PSP to PSP.
2. The SP0-VxWorks6.9 PSP’s platform-specific configuration parameters are defined in the header file, ***psp/fsw/sp0-vxworks6.9/inc/cfe\_psp\_config.h***.
3. Aitech Bootloader seems to delete the Reserved Memory after reboot. Since the Reserved Memory will get erased at each reboot, Critical Data Storage (CDS), Reset Memory, Volatile Disk Memory, and User Reserved Memory are synchronized on FLASH memory.
   * The Reserved Memory on RAM is the Gold copy.
   * The Reserved Memory sections on FLASH are used to recover data after a PROCESSOR reset. A POWERON reset will result in each Reserved Memory sections being erased.
   * There is no process by which a user can disable a Reserved Memory section.

### Dependencies

1. The SP0-VxWorks6.9 PSP is dependent on the Wind River development tools (cross compiler, loader, etc..) for the VxWorks v6.9 operating system for the PowerPC processor family.

### Constraints

1. The SP0-VxWorks6.9 PSP is developed specifically for cFS, and hence, can only be used within the cFS development and run-time environments. For additional information on cFS, see documentation included with the cFE software release.

# Bi-Directional Traceability Matrix

This section documents the mapping of the software requirements to the design elements and from the design elements to the software requirements. The SP0-VxWorks6.9 PSP is a library, and therefore, does not have its own requirements. Hence, this section is not applicable to the SP0-VxWorks6.9 PSP.

## From Requirement to Design Element

N/A.

## From Design Element to Requirement

N/A.

# Appendices

## Abbreviations and Acronyms

| **Term** | **Definition** |
| --- | --- |
| AES | Advanced Exploration Systems |
| API | Application Programming Interface |
| CDR | Critical Design Review |
| cFE | Core Flight Executive |
| cFS | Core Flight System |
| CMD | Command |
| CR | Change Request |
| CSC | Computer Software Component |
| CSCI | Computer Software Configuration Item |
| CSU | Computer Software Unit |
| EA | Engineering Directorate Mail Code |
| FSW | Flight Software |
| GFE | Government Furnished Equipment |
| GSFC | Goddard Space Flight Center |
| GUI | Graphical User Interface |
| HK | Housekeeping cFS application |
| ICD | Interface Control Document |
| ISR | Interrupt Service Routine |
| JSC | Johnson Space Center |
| MD | Memory Dwell cFS Application |
| MDT | Message Definition Table (for SCH\_TT application) |
| MID | Message Identifier |
| NASA | National Aeronautics and Space Administration |
| NPR | NASA Procedural Requirements |
| OS | Operating System |
| OSAL | Operating System Abstraction Layer |
| PDR | Preliminary Design Phase |
| PMP | Project Management Plan |
| PSP | Platform Support Package |
| PTRS | Project Technical Requirements Specification |
| SCH | Scheduler cFS Application |
| SCH\_TT | Time-Triggered Ethernet Scheduler cFS Application |
| SB | cFE Software Bus |
| SBNG | Software Bus Network for Gateway cFS application |
| SDD | Software Design Document |
| SDP | Software Development Plan |
| SDT | Schedule Definition Table (for SCH\_TT application) |
| SW, S/W | Software |
| TBD | To Be Determined |
| TBL | Table |
| TDM | Time-Division Multiplexing |
| TLM | Telemetry |
| TTE | Time-Triggered Ethernet |
| TTE\_LIB | Time-Triggered Ethernet cFS library |
| TTE\_MGR | Time-Triggered Manager cFS application |
| V&V | Verification and Validation |
| V&VD | Verification and Validation Document |
| VDD | Version Description Document |
| WI | Work Instruction |

## Definition of Terms

None.

# notes

None.