Title of the Project: Lab6 Multi-Core

**Introduction**: In this lab, we modify CPU to multi-core CPU from lab5.

## Question:

Q1: How do you separate the program for the two cores?

A: One core count the left column of answer\_matrix(matrix1 \* the left column of matrix2 ), and the other core count the right column of answer\_matrix(matrix1 \* the right column of matrix2 ).


Q2: Assumed that programmers do not know the platform architecture (i.e. single core or multi-core) how can programmers manage their program partition?

A: We should divide the program into many threads.

Q3: Assumed that each core has private cache. If core1 write a new data at address 0x123, how could core 2 get the new data from 0x123? (hint: coherence)

A: If the private cache of each core has "coference" then core2 can get the new data from 0x123.

Q4: Draw the detail architecture and describe your design in your report. A:



## **Procedure:**

We do two Instruction\_Memory and Data\_Memoryin TestBench, so we don't have the" Instruction\_Memory" blocks," Data\_Memory" block in "Pipe\_CPU". As this condition,we need to input the instruction and the data from "Data\_Memory" in "Pipe\_CPU".

Two core use a "Data\_Memory" together, so it should have two same type of input and output port(as the ports in single-core) for two core.

## **Result:**

## **Conclusion:**

In order to avoid error, we should connect each blocks carefully.