
Automated Test of LabVIEW FPGA Code: CI & Jenkins 2 Pipelines

Ching-Hwa Yu Software Engineering Manager CLA, CTA, CJE

Jianhua Liu Validation Engineer CLA, CTD








Incorporating automated tests can significantly accelerate development



Continuous Integration



Jenkins Automation



Example: Digital Pattern Generator







LabVIEW FPGA Test Methodology



Developing software at a fast pace to scale is challenging




Agile software development has transformed the way software is developed and delivered






The concept of a Minimum Viable Product (MVP) is a way to visualize the Agile process



Henrik Kniberg



Software Development Life Cycle (SDLC) for FPGA development includes multiple stages





A continuous feedback loop is needed to catch issues before building bit files


Continuous Integration:

Continuously verify newly integrated code by automating tests to ensure all functionality is working as expected







The steps in testing FPGA software can be automated using a Continuous Integration system called Jenkins




The LabVIEW Command Line Interface (LabVIEW-CLI) can be used to make LabVIEW behave like a real CLI








The LabVIEW-CLI can be used to automate the launch of NI Unit Test Framework



>labview-cli --kill --lv-ver 2014 "Run UTF Tests.vi" -- "MyProject.lvproj" "UTF.xml"




The LabVIEW-CLI can be used to automate the launch of JKI VI Tester



>labview-cli --kill --lv-ver 2014 "Run VI Tester Tests.vi" -- "MyProject.lvproj" "VIT.xml"



JUnit Jenkins plugin can be used to consume test results





JUnit Jenkins plugin can be used to publish test results

Test Result

10 failures (+10)

74 tests (±0)
Took 40 sec.
add description

All Failed Tests


Test Name	Duration Age
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Unit Testing\Host Unit Testing\Close FPGA.lvtest.Simulation	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Unit Testing\Host Unit Testing\Close FPGA.lvtest.Not Simulation	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Unit Testing\Init Testing\Ini	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Unit Testing\Host Unit Testing\Initialize FPGA.lvtest.Not Simulation	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Unit Testing\Host Unit Testing\Initialize FPGA.lvtest.Error Case	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Integration Testing\Test Cases\Generator - Host to FPGA.lvtest.With Data	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Integration Testing\Test Cases\Generator - Host to FPGA.lvtest.Data 0x55555555	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Integration Test\Integration Test\Signal Cases\Generator - Host to FPGA.lvtest.Data 0xAAAAAAAA	0 ms <u>1</u>
♣ Digital Pattern Generator.lvproj\My Computer\Automation Test\Integration Testing\Test Cases\Monitor - FPGA to Host.lvtest.Monitor IO Data	0 ms <u>1</u>
♣ <u>Digital Pattern Generator.lvproj\My Computer\Automation Test\Integration Testing\Test Cases\Monitor - FPGA to Host.lvtest.No Data</u>	0 ms <u>1</u>

All Tests

Package	Duration Fail	(diff) Skip	(diff) Pass	(diff) Total	(diff)
Digital Pattern Generator.lvproj\My Computer\Automation Test\Integration Testing\Test Cases\Generator - Host to FPGA	0 ms	3 +3	0	0 -3	3
Digital Pattern Generator.lvproj\My Computer\Automation Test\Integration Testing\Test Cases\Monitor - FPGA to Host	0 ms	2 +2	0	0 -2	2
Digital Pattern Generator.lvproj\My Computer\Automation Test\Unit Testing\FPGA Unit Testing\Build Data Package for Host	0.4 sec	0	0	1	1
Digital Pattern Generator.lvproj\My Computer\Automation Test\Unit Testing\FPGA Unit Testing\Count Monitor Data	0.36 sec	0	0	1	1




Software testing of an FPGA application can be complex due to the layers involved





Testing ensures that commands and parameters originated on an user interface is properly translated to an FPGA





The LabVIEW FPGA testing strategy has multiple methods

Execution Mode	Windows PC	FPGA Simulation Mode	Third Party Simulation	FPGA Target
Verify Functional Performance	x	x	x	×
Verify Timing		x	x	x
Verify Third Party HDL IP		x	x	x
Good for Unit Testing	х			
Good for Component Testing	<u> </u>	x	x	х
Good for System Testing				x


http://www.ni.com/tutorial/51862/en/


Unit Testing	Component Testing	System Testing
Host VIs FPGA VIs	g .	Host and FPGA VIs work together. FPGA VIs (bit file) execute on the
FPGA VIs execute on Windows context.	Computer with Simulated I/O (use Custom VI for FPGA I/O)	FPGA vis (bit file) execute on the FPGA Target, real hardware (FPGA Target, Adaptor Module)






Case structures can be used to bypass FPGA code to test UI related functionality










Use Functional Global VI to set and get defined testing data



Conditional disable structures can be used to bypass FPGA target specific code









Drag VIs from the FPGA target to My Computer




Custom VIs can be used to simulate FPGA IO input and output




NI Unit Test Framework can be used to execute unit and component test cases







In summary, combining test automation with the right test methodology can significantly accelerate the development and increase code quality



Resources to help build your CI system

- Continuous Integration by Paul Duvall, Steve Matyas, and Andrew Glover http://www.amazon.com/dp/0321336380
- Command Line Tools https://github.com/chinghwayu/Command-Line-Tools
- My Blog at http://chinghwayu.com
- Continuous Integration User Group
 https://decibel.ni.com/content/groups/continuous-integration-in-labview
- LabVIEW-CLI https://github.com/JamesMc86/LabVIEW-CLI
- JUnit Results API https://github.com/NISystemsEngineering/LV-JUnit
- NI UTF to JUnit https://github.com/LabVIEW-DCAF/UTF-Test
- JKI Software https://github.com/JKISoftware

