

Rockchip RK3288 Datasheet

Revision 1.0

Revision 1.0 JAN. 2014



Revision History

Date	Revision	Description
2014-01-23	1.0	Initial Release



Table of Content

Chapter 1 Introduction	
1.1.1 MicroProcessor 1.1.2 Memory Organization 1.1.3 Internal Memory 1.1.4 External Memory or Storage device 1.1.5 System Component 1.1.6 Video CODEC 1.1.7 HEVC Decoder 1.1.8 JPEG CODEC 1.1.9 Image Enhancement 1.1.10 Graphics Engine 1.1.11 Video IN/OUT 1.1.12 HDMI 1.1.13 LVDS 1.1.14 MIPI PHY 1.1.15 eDP PHY 1.1.15 eDP PHY 1.1.16 Audio Interface 1.1.17 Connectivity 1.1.18 Others 1.2 Block Diagram	91014151718212121
Chapter 2 Pin Description	
2.1 RK3288 power/ground IO descriptions	
2.2 RK3288 function IO description	
2.3 IO pin name descriptions	
2.4 RK3288 IO Type	
Chapter 3 Package information	55
3.2 Ball Map	57
3.3 Ball Pin Number Order	
Chapter 4 Electrical Specification	
4.2 Recommended Operating Conditions	65
4.3 DC Characteristics	66
4.4 Recommended Operating Frequency	69
4.5 Electrical Characteristics for General IO	73
4.6 Electrical Characteristics for PLL	74
4.7 Electrical Characteristics for SAR-ADC	74
4.8 Electrical Characteristics for TSADC	75

地子	RK3288

4.9 Electrical Characteristics for USB Interface	75
4.10 Electrical Characteristics for HSIC Interface	76
4.11 Electrical Characteristics for DDR IO	76
4.12 Electrical Characteristics for eFuse	76
4.13 Electrical Characteristics for HDMI	77
4.14 Electrical Characteristics for MIPI PHY	77
4.15 Electrical Characteristics for LVDS	78



Figure Index

Fia.	1-1	RK3288	Block Diagram	า		27
_			_		Top View	
					Side View	
_				_	Bottom View	
					Dimension	
_				_		



Table Index

Table 1-1 RK3288 Power/Ground IO information	27
Table 1-2 RK3288 IO function description list	46
Table 1-3 RK3288 IO Type List	54
Table 1-4 RK3288 Ball Pin Number Order Information	57
Table 1-5 RK3288 absolute maximum ratings	64
Table 1-6 RK3288 recommended operating conditions	65
Table 1-7 RK3288 DC Characteristics	
Table 1-8 Recommended operating frequency for PD_ALIVE domain	69
Table 1-9 Recommended operating frequency for pd_core	69
Table 1-10 Recommended operating frequency for PD_BUS domain	70
Table 1-11 Recommended operating frequency for PD_PERI domain	
Table 1-12 Recommended operating frequency for PD_VIO domain	71
Table 1-13 Recommended operating frequency PD_GPU domain	72
Table 1-14 Recommended operating frequency for PD_VIDEO domain	72
Table 1-15 Recommended operating frequency for PD_HEVC domain	73
Table 1-16 Recommended operating frequency PD_PMU domain	73
Table 1-17 RK3288 Electrical Characteristics for Digital General IO	73
Table 1-18 RK3288 Electrical Characteristics for PLL	
Table 1-19 RK3288 Electrical Characteristics for SAR-ADC	74
Table 1-20 RK3288 Electrical Characteristics for TSADC	75
Table 1-21 RK3288 Electrical Characteristics for USB Interface	75
Table 1-22 RK3288 Electrical Characteristics for HSIC Interface	76
Table 1-23 RK3288 Electrical Characteristics for DDR IO	
Table 1-24 RK3288 Electrical Characteristics for eFuse	76
Table 1-25 RK3288 Electrical Characteristics for HDMI	
Table 1-26 RK3288 Electrical Characteristics for MIPI PHY	77
Table 1-27 RK3288 Flectrical Characteristics for LVDS	78



Warranty Disclaimer

Rock thip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Technical Reference Manual

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rock chip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co.,Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co.,Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rock chip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co.,Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co.,Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

Trademarks

Rockchip and Rockchip[™] logo and the name of Rockchip Electronics Co.,Ltd's products are trademarks of Rock thip Electronics Co., Ltd. and are exclusively owned by Rock thip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRO DUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright © 2012 Rockchip Electronics Co.,Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co.,Ltd.





Chapter 1 Introduction

RK3288 is a low power, high performance processor for mobile phones, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A12 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3288 supports almost full-format H.264 decoder by 2160p@24fps, H.265 decoder by 2160p@30fps, also support H.264/MVC/VP8 encoder by 1080p@30fps, high-quality JPEG encoder/decoder, special image preprocessor and postprocessor.

Embedded 3D GPU makes RK3288 completely compatible with OpenGL ES1.1/2.0/3.0, OpenCL 1.1/1.2 and DirectX 11. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3288 has high-performance dual channel external memory interface(DDR3/DDR3L /LPDDR2/LPDDR3) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications as follows:

- ◆ Dual channel, 4 banks, 8bits async Nand Flash, LBA Nand Flash and 8bits sync ONFI Nand Flash, and single channel 16bits async Nand Flash, all up to 60bits hardware ECC
- ◆ Totally 4GB memory space for 2 ranks, 16bits/32bits DDR3-1066, DDR3L-1066, LPDDR2-1066, LPDDR3-1066
- ◆ Totally 4-channels SD/MMC interface to support MMC4.41, SD3.0, SDIO3.0 or eMMC
- ◆ Dual-channels video output processor with 4-layers , 3840x2160 maximum display size
- One-channels, 8bits BT656 interface, and 10bits/12bits raw data interface with image preprocessor
- ◆ Two 4lane mipi-csi with image preprocessor.
- ◆ Multiple display interfaces, like LVDS, eDP, MIPI, and HDMI 2.0
- ◆ Audio interface: one 8ch I2S/PCM interface and one 8cha SPDIF tx interface
- ◆ One USB OTG 2.0 and two USB Host2.0 interface and HSIC interface
- ◆ 10M/100M RMII and 10M/100M/1000M RGMII ethernet interface
- ◆ Embedded encryption and decryption engine
- ◆ Host interface communicating with outside baseband device
- ◆ High-speed ADC interface and TS stream processor with 1 input interface and 1 output interface
- ◆ Lots of low-speed peripheral interface : 6 I2C, 5 UART, 3 SPI,4 PWM ,1 ISO7816

1.1 Features

1.1.1 MicroProcessor

- Quad-core ARM Cortex-A12 MPCore processor, a high-performance, low-power and cached application processor
- Full implementation of the ARM architecture v7-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation
- Superscalar, variable length, out-of-order pipeline with dynamic branch



prediction, 8-stage pipeline

- Include VFP v3 hardware to support single and double-precision add, subtract, divide, multiply and accumulate, and square root operations
- SCU ensures memory coherency between the four CPUs
- Integrated 32KB L1 instruction cache , 32KB L1 data cache with 4-way set associative
- 1MB unified L2 Cache
- Trustzone technology support
- Full coresight debug solution
 - Debug and trace visibility of whole systems
 - ETM trace support
 - Invasive and non-invasive debug
- Six separate power domains for every core to support internal power switch and externally turn on/off based on different application scenario
 - PD_A12_0: 1st Cortex-A12 + Neon + FPU + L1 I/D Cache
 - PD_A12_1: 2nd Cortex-A12 + Neon + FPU + L1 I/D Cache
 - \blacksquare PD_A12_2: 3rd Cortex-A12 + Neon + FPU + L1 I/D Cache
 - PD_A12_3: 4th Cortex-A12 + Neon + FPU + L1 I/D Cache
 - PD_SCU: SCU + L2 Cache controller, and including PD_A12_0, PD_A12_1, PD_A12_2, PD_A12_3, debug logic
- One isolated voltage domain to support DVFS
- Maximum frequency can be up to 1GHz@1.0V

1.1.2 Memory Organization

- Internal on-chip memory
 - 20KB BootRom
 - 100KB internal SRAM for security and non-security access, detailed size is programmable
- External off-chip memory[®]
 - Dual channel DDR3-1066/DDR3L-1066, each channel 16/32bits data widths, 2 ranks, totally 4GB(max) address space, maximum address space for one rank of channel 0 is also 4GB.
 - Dual channel LPDDR2-1066, each channel 32bits data width, 2 ranks, totally 4GB(max) address space, maximum address space for one rank of channel 0 is also 4GB.
 - Dual channel LPDDR3-1066, each channel 32bits data width, 2 ranks, totally 4GB(max) address space, maximum address space for one rank of channel 0 is also 4GB.
 - Dual channel async Nand Flash(include LBA Nand), 8bits data width, 4 banks, 60bits ECC
 - Single channel async Nand Flash(include LBA Nand), 16bits data width, 4 banks, 60bits ECC
 - Dual channel sync ONFI/toggle Nand Flash, 8bits data width, 4 banks, 60bits ECC

1.1.3 Internal Memory

- Internal BootRom
 - Size: 20KB
 - Support system boot from the following device :
 - ♦ 8bits Async Nand Flash
 - ◆ 8bits toggle Nand Flash
 - ◆ SPI interface
 - ◆ eMMC interface



- SDMMC interface
- Support system code download by the following interface:
 - ◆ USB OTG interface
- Internal SRAM
 - Size: 100KB
 - Support security and non-security access
 - Security or non-security space is software programmable
 - Security space can be 0KB,4KB,8KB,12KB,16KB, ... up to 96KB by 4KB step

1.1.4 External Memory or Storage device

- Dynamic Memory Interface (DDR3/DDR3L/LPDDR2/LPDDR3)
 - Compatible with JEDEC standard DDR3/DDR3L/LPDDR2/LPDDR3 SDRAM
 - Data rates up to 1066Mbps(533MHz) for DDR3/DDR3L/LPDDR2/LPDDR3
 - Support 2 channel, each channel 16 or 32bits data widths
 - Support up to 2 ranks (chip selects) for each channel, totally 4GB(max) address space, maximum address space for one rank of channel 0 is also 4GB, which is software-configurable.
 - 16bits/32bits data width is software programmable
 - 7 host ports with 64bits/128bits AXI bus interface for system access, AXI bus clock is asynchronous with DDR clock
 - Programmable timing parameters to support DDR3/DDR3L/LPDDR2/LPDDR3 SDRAM from various vendor
 - Advanced command reordering and scheduling to maximize bus utilization
 - Low power modes, such as power-down and self-refresh for DDR3/LPDDR2/LPDDR3 SDRAM; clock stop and deep power-down for LPDDR2 SDRAM
 - Embedded dynamic drift detection in the PHY to get dynamic drift compensation with the controller
 - Programmable output and ODT impedance with dynamic PVT compensation
 - Support one low-power work mode: power down DDR PHY and most of DDR IO except two cs and cke output signals, make SDRAM still in self-refresh state to prevent data missing.

Nand Flash Interface

- Support dual channel async nand flash, each channel 8bits, up to 4 banks
- Support dual channel sync DDR nand flash, each channel 8bits, up to 4 banks
- Support LBA nand flash in async or sync mode
- Up to 60bits hardware ECC
- For DDR nand flash, support DLL bypass and 1/4 or 1/8 clock adjust, maximum clock rate is 75MHz
- For async nand flash, support configurable interface timing , maximum data rate is 16bit/cycle
- Embedded special DMA interface to do data transfer
- Also support data transfer together with general PERI_DMAC in SoC system
- eMMC Interface

- Compatible with standard iNAND interface
- Support MMC4.5 protocol
- Provide eMMC boot sequence to receive boot data from external eMMC device
- Support FIFO over-run and under-run prevention by stopping card clock automatically
- Support CRC generation and error detection
- Embedded clock frequency division control to provide programmable baud rate
- Support block size from 1 to 65535Bytes
- 8bits data bus width

SD/MMC Interface

- Compatible with SD3.0, MMC ver4.5
- Support FIFO over-run and under-run prevention by stopping card clock automatically
- Support CRC generation and error detection
- Embedded clock frequency division control to provide programmable baud rate
- Support block size from 1 to 65535Bytes
- Data bus width is 4bits

1.1.5 System Component

- CRU (clock & reset unit)
 - Support clock gating control for individual components inside RK3288
 - One oscillator with 24MHz clock input and 5 embedded PLLs
 - Up to 2.2GHz clock output for all PLLs
 - Support global soft-reset control for whole SOC, also individual soft-reset for every components
- PMU(power management unit)
 - Multiple configurable work modes to save power by different frequency or automatical clock gating control or power domain on/off control
 - Lots of wakeup sources in different mode
 - 4 separate voltage domains
 - 12 separate power domains, which can be power up/down by software based on different application scenes

Timer

- 8 on-chip 64bits Timers in SoC with interrupt-based operation
- Provide two operation modes: free-running and user-defined count
- Support timer work state checkable
- Fixed 24MHz clock input

PW M

- Four on-chip PWMs with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform

WatchDog

■ 32 bits watchdog counter width



- Counter clock is from apb bus clock
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:
 - ♦ Generate a system reset
 - First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Programmable reset pulse length
- Totally 16 defined-ranges of main timeout period

Bus Architecture

- 128bit/64-bit/32-bit multi-layer AXI/AHB/APB composite bus architecture
- 5 embedded AXI interconnect
 - ◆ CPU interconnect with four 64-bits AXI masters, one 64-bits AXI slaves, one 32-bits AHB master and lots of 32-bits AHB/APB slaves
 - ◆ PERI interconnect with two 64-bits AXI masters, one 64-bits AXI slave, five 32-bits AHB masters and lots of 32-bits AHB/APB slaves
 - ◆ Display interconnect with three 128-bits AXI master, four 64-bits AXI masters and one 32-bits AHB slave
 - ◆ GPU interconnect with one 128-bits AXI master with point-to-point AXI-lite architecture and 32-bits APB slave
 - ◆ VCODEC interconnect also with two 64-bits AXI master and two 32-bits AHB slave, they are point-to-point AXI-lite architecture
- For each interconnect with AXI/AHB/APB composite bus, clocks for AXI/AHB/APB domains are always synchronous, and different integer ratio is supported for them.
- Flexible different QoS solution to improve the utility of bus bandwidth

Interrupt Controller

- Support 3 PPI interrupt source and 112 SPI interrupt sources input from different components inside RK3288
- Support 16 softwre-triggered interrupts
- Input interrupt level is fixed , only high-level sensitive
- Two interrupt outputs (nFIQ and nIRQ) separatelyfor each Cortex-A12, both are low-level sensitive
- Support different interrupt priority for each interrupt source, and they are always software-programmable

DMAC

- Micro-code programming based DMA
- The specific instruction set provides flexibility for programming DMA transfers
- Linked list DMA function is supported to complete scatter-gather transfer
- Support internal instruction cache
- Embedded DMA manager thread
- Support data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory
- Signals the occurrence of various DMA events using the interrupt output signals
- Mapping relationship between each channel and different interrupt outputs is software-programmable



- Two embedded DMA controller , BUS_DMAC is for bus system, PERI_DMAC is for peripheral system
- BUS DMAC features:
 - ♦ 6 channels totally
 - ♦ 6 hardware request from peripherals
 - ♦ 2 interrupt output
 - Dual APB slave interface for register config, designated as secure and non-secure
 - Support trustzone technology and programmable secure state for each DMA channel
- PERI DMAC features:
 - ♦ 7 channels totally
 - 9 hardware request from peripherals
 - ◆ 2 interrupt output
 - Not support trustzone technology

Security system

- Support trustzone technology for the following components inside RK3288
 - Cortex-A12, support security and non-security mode, switch by software
 - BUS_DMAC, support some dedicated channels work only in security mode
 - ◆ eFuse, only accessed by Cortex-A12 in security mode
 - Internal memory , part of space is addressed only in security mode, detailed size is software-programmable together with TZMA(trustzone memory adapter) and TZPC(trustzone protection controller)
- Embedded encryption and decryption engine
 - ◆ Support AES-128/192/256 with ECB, CBC, OFB, CTR, CBC-MAC, CMAC, XCBC-MAC, XTS and CCM modes
 - Supports the DES (ECB and CBC modes) and TDES (EDE and DED) algorithms
 - ♦ Supports SHA-1, SHA-256 and SHA-512 modes, as well as HMAC
 - Support all mathematical operations required to implement the PKA supported cryptosystems between 128 bits and 3136 bits in size (in steps of 32 bits)
 - ◆ Support random bits generator from the ring oscillator
 - ◆ Controll the AIB interface to the OTP memory and providing an interface for the CPU to access to the non-confidential trusted data
 - ◆ Set the device's security lifecycle state according to the values of various flag words in the OTP memory
 - ◆ Provide an firmware interface for secure boot, secure debug
 - Provide a security processor sub-system based on an internal 32-bit CPU
- Support security boot
- Support security debug

1.1.6 Video CODEC

- Shared internal memory and bus interface for video decoder and encoder[®]
- Embedded memory management unit(MMU)
- Video Decoder
 - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264,



AVS, VC-1, RV, VP6/VP8, Sorenson Spark, MVC

- Error detection and concealment support for all video formats
- Output data format is YUV420 semi-planar, and YUV400(monochrome) is also supported for H.264

H.264 up to HP level 5.2 : $2160p@24fps (3840x2160)^{@}$ MPEG-4 up to ASP level 5 : 1080p@60fps (1920x1088) : 2160p@24fps (3840x2160) MPEG-2 up to MP MPEG-1 up to MP : 1080p@60fps (1920x1088) : 576p@60fps (720x576) H.263 : 1080p@60fps (1920x1088) Sorenson Spark VC-1 up to AP level 3 : 1080p@30fps (1920x1088) RV8/RV9/RV10 : 1080p@60fps (1920x1088) VP6/VP8 : 2160p@24fps (3840x2160) AVS : 1080p@60fps (1920x1088) MVC : 2160p@24fps (3840x2160)

- For AVS, 4:4:4 sampling not supported
- For H.264, image cropping not supported
- For MPEG-4, GMC(global motion compensation) not supported
- For VC-1, upscaling and range mapping are supported in image post-processor
- For MPEG-4 SP/H.263/Sorenson spark, using a modified H.264 in-loop filter to implement deblocking filter in post-processor unit

Video Encoder

- Support video encoder for H.264 (BP@level4.0, MP@level4.0, HP@level4.0), MVC and VP8
- Only support I and P slices, not B slices
- Support error resilience based on constrained intra prediction and slices
- Input data format:
 - ♦ YCbCr 4:2:0 planar
 - YCbCr 4:2:0 semi-planar
 - ♦ YCbYCr 4:2:2
 - CbYCrY 4:2:2 interleaved
 - ◆ RGB444 and BGR444
 - ◆ RGB555 and BGR555
 - ♦ RGB565 and BGR565
 - RGB888 and BRG888
 - ◆ RGB101010 and BRG101010
- Image size is from 96x96 to 1920x1088(Full HD)
- Maximum frame rate is up to 30fps@1920x1080®
- Bit rate supported is from 10Kbps to 20Mbps

1.1.7 HEVC Decoder

- Main/Main10 HEVC/H.265 decoder
- 4k@60FPS (core clock@300Mhz)
- Support up to 4096x2304 resolution
- Support up to 100Mbps bit rate
- Embedded memory management unit(MMU)
- Stream error detector (28 IDs)
- Internal 128k cache for bandwidth reduction
- Multi-clock domains and auto clock-gating design for power saving

1.1.8 JPEG CODEC

- JPEG decoder
 - Input JPEG file: YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and 4:4:4 sampling formats
 - Output raw image: YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and 4:4:4 semi-planar
 - Decoder size is from 48x48 to 8176x8176(66.8Mpixels)
 - Support JPEG ROI(region of image) decode
 - Maximum data rate® is up to 76million pixels per second
 - Embedded memory management unit(MMU)

• JPEG encoder

- Input raw image:
 - ♦ YCbCr 4:2:0 planar
 - ♦ YCbCr 4:2:0 semi-planar
 - ♦ YCbYCr 4:2:2
 - ♦ CbYCrY 4:2:2 interleaved
 - ◆ RGB444 and BGR444
 - RGB555 and BGR555
 - ◆ RGB565 and BGR565
 - ◆ RGB888 and BRG888
 - ◆ RGB101010 and BRG101010
- Output JPEG file: JFIF file format 1.02 or Non-progressive JPEG
- Encoder image size up to 8192x8192(64million pixels) from 96x32
- Maximum data rate[®] up to 90million pixels per second
- Embedded memory management unit(MMU)

1.1.9 Image Enhancement

- Image pre-processor
 - Only used together with HD video encoder inside RK3288, not support stand-alone mode
 - Provides RGB to YCbCr 4:2:0 color space conversion, compatible with BT601, BT709 or user defined coefficients
 - Provides YCbCr4:2:2 to YCbCr4:2:0 color space conversion
 - Support cropping operation from 8192x8192 to any supported encoding size
 - Support rotation with 90 or 270 degrees
- Video stabilization
 - Work in combined mode with HD video encoder inside RK3288 and stand-alone mode
 - Adaptive motion compensation filter
 - Support scene detection from video sequence, encodes key frame when scene change noticed
- Image Post-Processor (embedded inside video decoder)
 - Combined with HD video decoder and JPEG decoder, post-processor can read input data directly from decoder output to reduce bus bandwidth
 - Also work as a stand-alone mode, its input data is from image data stored in external memory
 - Input data format:
 - ◆ Any format generated by video decoder in combined mode
 - ♦ YCbCr 4:2:0 semi-planar

- ♦ YCbCr 4:2:0 planar
- ♦ YCbYCr 4:2:2
- ◆ YCrYCb 4:2:2
- ◆ CbYCrY 4:2:2
- ◆ CrYCbY 4:2:2
- Output data format:
 - ♦ YCbCr 4:2:0 semi-planar
 - ♦ YCbYCr 4:2:2
 - ♦ YCrYCb 4:2:2
 - ◆ CbYCrY 4:2:2
 - ◆ CrYCbY 4:2:2
 - Fully configurable ARGB channel lengths and locations inside 32bits, such as ARGB8888, RGB565, ARGB4444 etc.
- Input image size:
 - ◆ Combined mode: from 48x48 to 8176x8176 (66.8Mpixels)
 - ◆ Stand-alone mode: width from 48 to 8176, height from 48 to 8176, and maximum size limited to 16.7Mpixels
 - ◆ Step size is 16 pixels
- Output image size: from 16x16 to 1920x1088 (horizontal step size 8,vertical step size 2)
- Support image up-scaling:
 - Bicubic polynomial interpolation with a four-tap horizontal kernel and a two-tap vertical kernel
 - Arbitrary non-integer scaling ratio separately for both dimensions
 - ◆ Maximum output width is 3x input width
 - ◆ Maximum output height is 3x input height
- Support image down-scaling:
 - Arbitrary non-integer scaling ratio separately for both dimensions
 - Unlimited down-scaling ratio
- Support YUV to RGB color conversion, compatible with BT.601-5, BT.709 and user definable conversion coefficient
- Support dithering (2x2 ordered spatial dithering) for 4/5/6bit RGB channel precision
- Support programmable alpha channel and alpha blending operation with the following overlay input formats:
 - ◆ 8bit alpha + YUV444, big endian channel order with AYUV8888
 - ♦ 8bit alpha + 24bit RGB, big endian channel order with ARGB8888
- Support deinterlacing with conditional spatial deinterlace filtering, only compatible with YUV420 input format
- Support RGB image contrast/brightness/color saturation adjustment
- Support image cropping & digital zoom only for JPEG or stand-alone mode
- Support picture in picture
- Support image rotation (horizontal flip, vertical flip, rotation 90,180 or 270 degrees)
- Image Enhancement-Processor (IEP)
 - Image format
 - ◆ Input data: XRGB/RGB565/YUV420/YUV422
 - Output data: ARGB/RGB565/YUV420/YUV422
 - ◆ The format ARGB/XRGB/RGB565/YUV support swap
 - ◆ Support YUV semi-planar/planar
 - ◆ Support BT601 I/BT601 f/BT709 I/BT709 f color space conversion
 - Support RGB dither up/down conversion

- Support YUV up/down sampling conversion
- Max source image resolution: 8192x8192
- ◆ Max scaled image resolution: 4096x4096

Enhancement

- ◆ Gamma adjustment with programmable mapping table
- Hue/Saturation/Brightness/Contrast enhancement
- ◆ Color enhancement with programmable coefficient
- ◆ Detail enhancement with filter matrix up to 9x9
- ◆ Edge enhancement with filter matrix up to 9x9
- Programmable difference table for detail enhancement
- Programmable distance table for detail and edge enhancement

Noise reduction

- ◆ Compression noise reduction with filter matrix up to 9x9
- Programmable difference table for compression noise reduction
- ◆ Programmable distance table for compression noise reduction
- Spatial sampling noise reduction
- ◆ Temporal sampling noise reduction
- ◆ Optional coefficient for sampling noise reduction

Scaling

- Horizontal down-scaling with vertical down-scaling
- Horizontal down-scaling with vertical up-scaling
- ◆ Horizontal up-scaling with vertical down-scaling
- ◆ Horizontal up-scaling with vertical up-scaling
- ◆ Arbitrary non-integer scaling ratio, from 1/16 to 16

Deinterlace

- ◆ Input 4 fields, output 2 frames mode
- ◆ Input 4 fields, output 1 frames mode
- ♦ Input 2 fields, output 1 frames mode
- ◆ Programmable motion detection coefficient
- Programmable high frequency factor
- Programmable edge interpolation parameter
- ◆ Source width up to 1920

■ Interface

- Programmable direct path to VOP
- Embedded memory management unit(MMU)

1.1.10 Graphics Engine

• 3D Graphics Engine:

- High performance OpenGL ES1.1/2.0/3.0, OpenCL 1.1/1.2, DirectX 11 etc
- Embedded 4 shader cores with shared hierarchical tiler
- Provide MMU and L2 Cache with 256KB size
- Image quality using double-precision FP64, and anti-aliasing
- Triangle rate: 325M triangles/s
- Pixel rate: 2.6G pixels/s @ 400MHz
- Max frequency can up to 400MHz@0.9V (Worst Case) and 500MHz@1.0V (Typical Case)

• 2D Graphics Engine:

- Max frequency: 400MHz@0.9V(Worst Case)
- BitBlit with Stretch Blit, Simple Blit and Filter Blit
- Color fill with gradient fill, and pattern fill

- Line drawing with anti-aliasing and specified width
- High-performance stretch and shrink
- Monochrome expansion for text rendering
- ROP2, ROP3, ROP4
- Alpha blending modes including global alpha, per pixel alpha, porter-duff and fading
- 8K x 8K input and 2K x 2K output raster 2D coordinate system
- Arbitrary degrees rotation with anti-aliasing on every 2D primitive
- Blending, scaling and rotation are supported in one pass for Bitbilt
- Source format:
 - ◆ ABGR8888, XBGR888, ARGB8888, XRGB888
 - ◆ RGB888, RGB565
 - ◆ RGBA5551, RGBA4444
 - ◆ YUV420 planar, YUV420 semi-planar
 - ♦ YUV422 planar, YUV422 semi-planar
 - ♦ BPP8, BPP4, BPP2, BPP1
- Destination formats:
 - ◆ ABGR8888, XBGR888, ARGB8888, XRGB888
 - ◆ RGB888, RGB565
 - ◆ RGBA5551, RGBA4444
 - YUV420 planar, YUV420 semi-planar only in filter and pre-scale mode
 - YUV422 planar, YUV422 semi-planar only in filter and pre-scale mode
- Pixel rate: 320Mpix/s without scale, 256Mpix/s with scale@ 400MHz
- Max frequency can up to 400MHz@0.9V (Worst Case) and 500MHz@1.0V (Typical Case)

1.1.11 Video IN/OUT

- Camera Interface(interface only)
 - Support up to 5M pixels
 - 8bits BT656(PAL/NTSC) interface
 - 16bits BT601 DDR interface
 - 8bits/10bits/12bits raw data interface
 - YUV422 data input format with adjustable YUV sequence
 - YUV422,YUV420 output format with separately Y and UV space
 - Support picture in picture (PIP)
 - Support simple image effects such as Arbitrary(sepia), Negative, Art freeze, Embossing etc.
 - Support static histogram statistics and white balance statistics
 - Support image crop with arbitrary windows
 - Support scale up/down from 1/8 to 8 with arbitrary non-integer ratio
- Camera Interface and Image Processer(Interface and Image Processing)
 - Maximum input resolution of 14M(4416x3312) pixels
 - Main scaler with pixel-accurate up- and down-scaling to any resolution between 4416x3312 and 32x16 pixel in processing mode
 - Self scaler with pixel-accurate up- and down-scaling to any resolution between 1920x1080 and 32x16 pixel in processing mode
 - support of semiplanar NV21 color storage format
 - support of independent image cropping on main and self path
 - ITU-R BT 601/656 compliant video interface supporting YCbCr or RGB Bayer data
 - 12 bit camera interface

- 12 bit resolution per color component internally
- YCbCr 4:2:2 processing
- Hardware JPEG encoder incl. JFIF1.02 stream generator and programmable
- quantization and Huffman tables
- Windowing and frame synchronization
- Frame skip support for video (e.g. MPEG-4) encoding
- Macro block line, frame end, capture error, data loss interrupts and sync. (h_start, v_start) interrupts
- Luminance/chrominance and chrominance blue/red swapping for YUV input signals
- Continuous resize support
- Color processing (contrast, saturation, brightness, hue, offset, range)
- Display-ready RGB output in self-picture path (RGB888, RGB666 and RGB565)
- Rotation unit in self-picture path (90°, 180°, 270° and h/v flipping) for RGB output
- Read port provided to read back a picture from system memory
- Simultaneous picture read back, resizing and storing through self path while main
- path captures the camera picture
- Black level compensation
- Four channel Lens shade correction (Vignetting)
- Auto focus measurement
- White balancing and black level measurement
- Auto exposure support by brightness measurement in 5x5 sub windows
- Defect pixel cluster correction unit (DPCC) supports on the fly and table based pixel correction
- De-noising pre filter (DPF)
- Enhanced color interpolation (RGB Bayer demosaicing)
- Chromatic aberration correction
- Combined edge sensitive Sharpening / Blurring filter (Noise filter)
- Color correction matrix (cross talk matrix)
- Global Tone Mapping with wide dynamic range unit (WDR)
- Image Stabilization support and Video Stabilization Measurement
- Flexible Histogram calculation
- Digital image effects (Emboss, Sketch, Sepia, B/W (Grayscale), Color Selection, Negative image, sharpening)
- Solarize effect through gamma correction

Display Interface

- Embedded two channel display interfaces: VOP_BIG and VOP_LIT.
- Parallel Display interface
 - ◆ Parallel RGB LCD Interface:
 - 30-bit(RGB101010),24-bit(RGB888),18-bit(RGB666), 15-bit(RGB565)
 - ◆ Serial RGB LCD Interface(optional):
 - 2x12-bit, 3x8-bit(RGB delta support), 3x8-bit+dummy
 - ♠ MCU LCD interface(optional):
 - > i-8080(up to 24-bit RGB), Hold/Auto/Bypass modes
 - ◆ TV Interface: ITU-R BT.656(8-bit, 480i/576i/1080i)
 - ◆ DDR output interface:
 - parallel RGB and 2x12-bit serial RGB
 - Single or dual clock out

- dither down:
 - allegro, FRC
 - gamma after dither
- Max output resolution: 3840x2160 (for VOP_BIG), 2560x1600 (for VOP_LIT)
- ◆ Scaning timing 8192x4096
- Display process
 - ◆ Background layer:
 - > programmable 24-bit color
 - ♦ Win0 (Video0) layer:
 - RGB888, ARGB888, RGB565, YCbCr422, YCbCr420, YCbCr444
 - Support virtual display
 - > 1/8 to 8 scaling-down and scaling-up engine:
 - ♦ Scale up using bicubic or bilinear;
 - ♦ Scale down using bilinear or average;
 - ♦ 4 Bicubic tables : precise,spline,catrom,mitchell;
 - > x-mirror,y-mirror
 - ♦ Win1 (Video1) layer:
 - RGB888, ARGB888, RGB565, YCbCr422, YCbCr420, YCbCr444
 - Support virtual display
 - ➤ 1/8 to 8 scaling-down and scaling-up engine
 - ♦ Scale up using bicubic or bilinear;
 - ♦ Scale down using bilinear otraverage;
 - ♦ 4 Bicubic tables : precise,spline,catrom,mitchell;
 - ♦ coord 8bit, coe 8bit signed
 - x-mirror,y-mirror
 - ♦ Win2 (UI 0) layer:
 - RGB888, ARGB888, RGB565, 1/2/4/8bpp
 - Support virtual display
 - 4 display regions
 - x-mirror,y-mirror
 - ◆ Win3 (UI 1) layer:
 - RGB888, ARGB888, RGB565, 1/2/4/8bpp
 - Support virtual display
 - 4 display regions
 - x-mirror,y-mirror
 - Hardware cursor:
 - RGB888, ARGB888, RGB565, 1/2/4/8bpp
 - Support two size: 32x32,64x64,or 128x128
 - ♦ Overlay:
 - Win0/Win1/Win2/Win3 256 level alpha blending (support pre-multiplied alpha)
 - Win0/Win1/Win2/Win3 overlay position exchangeable
 - Win0/Win1/Win2/Win3 Transparency color key
 - Win0/Win1/Win2/Win3 global/per-pixel alpha
 - ➤ HWC 256 level alpha blending
 - HWC global/per-pixel alpha
- Others
 - ♦ 3 x 256 x 8 bits display LUTs
 - YcbCr2RGB(rec601-mpeg/rec601-jpeg/rec709/BT2020)and RGB2YcbCr
 - ◆ Support BCSH function
 - Support CABC function



- QoS request signals
- ◆ Gather transfer (Max 8)
- ♦ Y/UV scheduler
- ◆ Addr alignment
- ◆ Support IEP direct path(win0/1/2/3)
- ◆ Embedded memory management unit(MMU)
- ◆ Support MIPI flow control

1.1.12 HDMI

- Single Physical Layer PHY with support for HDMI 1.4 and 2.0 operation
- For HDMI operation, support for the following:
 - Up to 1080p at 120 Hz and 4k x 2k at 60 Hz HDTV display resolutions and up to QXGA graphic display resolutions
 - 3-D video formats
 - Up to 10-bit Deep Color modes
 - Up to 18 Gbps aggregate bandwidth
 - 13.5-600 MHz input reference clock
 - HPD input analog comparator
- Link controller flexible interface with 30-, 60- or 120-bit SDR data access
- Support HDCP 1.4

1.1.13 LVDS

- Comply with the TIA/EIA-644-A LVDS standard
- Combine LVTTL IO, support LVDS/LVTTL data output
- Support reference clock frequency range from 10Mhz to 148.5Mhz
- Support LVDS RGB 30/24/18bits color data transfer
- Support VESA/JEIDA LVDS data format transfer
- Support LVDS single channel and double channel data transfer, every channel include 5 data lanes and 1 clock lane

1.1.14 MIPI PHY

- Embedded 3 MIPI PHY, MIPI 0 only for TX, MIPI 1 for TX and RX, MIPI 2 only for RX
- Support 4 data lane, providing up to 4Gbps data rate
- Support 1080p @ 60fps output
- Lane operation ranging from 80 Mbps to 1 Gbps in forward direction

1.1.15 eDP PHY

- Support 4Kx2K @ 30fps
- Compliant with eDPTM Specification, version 1.3
- Up to 4 physical lanes of 2.7/1.62 Gbps/lane(HBR2/HBR/RBR)
- RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10/12 bit per component video format
- Encoded bit stream (Dolby Digital, or DTS) IEC61937 compliant
- Support VESA DMT and CVT timing standards
- Fully support EIA/CEA-861Dvideo timing and Info Frame structure
- Hot plug and unplug detection and link status monitor
- Support DDC/CI and MCCS command transmission when the monitor includes a display controller.
- Supports Panel Self Refresh(PSR)



1.1.16 Audio Interface

- I2S/PCM with 8ch
 - 1. Up to 8 channels (4xTX, 2xRX)
 - 2. Audio resolution from 16bits to 32bits
 - 3. Sample rate up to 192KHz
 - 4. Provides master and slave work mode, software configurable
 - 5. Support 3 I2S formats (normal, left-justified, right-justified)
 - 6. Support 4 PCM formats(early, late1, late2, late3)
 - 7. I2S and PCM mode cannot be used at the same time

SPDIF

- 8. Support two 16-bit audio data store together in one 32-bit wide location
- 9. Support biphase format stereo audio data output
- 10. Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
- 11. Support 16, 20, 24 bits audio data transfer in linear PCM mode
- 12. Support non-linear PCM transfer

1.1.17 Connectivity

- SDIO interface
 - Embedded 2 SDIO interface
 - Compatible with SDIO 3.0 protocol
 - 4bits data bus widths
- High-speed ADC stream interface
 - Support single-channel 8bits/10bits interface
 - DMA-based and interrupt-based operation
 - Support 8bits TS stream interface

TS interface

- Supports two TS input channels and one TS output channel.
- Supports 4 TS Input Mode: sync/valid mode in the case of serial TS input; nosync/valid mode, sync/valid, sync/burst mode in the case of parallel TS input.
- Supports serial and parallel output mode with PCR adjustment, and lsb-msb or msb-lsb bit ordering can be chosen in the serial output mode
- Supports 2 TS sources: demodulators and local memory.
- Supports 2 Built-in PTIs(Programmable Transport Interface) to process TS simultaneously, and Each PTI supports:
 - ♦ 64 PID filters.
 - ◆ TS descrambling with 16 sets of Control Word under CSA v2.0 standard, up to 104Mbps
 - ◆ 16 PES/ES filters with PTS/DTS extraction and ES start code detection.
 - ♦ 4/8 PCR extraction channels
 - ◆ 64 Section filters with CRC check, and three interrupt mode: stop per unit, full-stop, recycle mode with version number check
 - ◆ PID done and error interrupts for each channel
 - ◆ PCR/DTS/PTS extraction interrupt for each channel
- Supports 1 PVR(Personal Video Recording) output channel.
- 1 built-in multi-channel DMA Controller.



PS2 interface

- Support PS/2 data communication protocol
- Support PS/2 master mode
- Software programmable timing requirement to support max PS/2 clock frequency to 33KHZ
- Support status to be queried for data communication error
- Support interrupt mode for data communication finish
- Support timeout mechnism for data communication
- Support interrupt mode for data communication timeout

Smart Card

- support card activation and deactivation
- support cold/warm reset
- support Answer to Reset (ATR) response reception
- support T0 for asynchronous half-duplex character transmission
- support T1 for asynchronous half-duplex block transmission
- support automatic operating voltage class selection
- support adjustable clock rate and bit (baud) rate
- support configurable automatic byte repetition

Host interface

- Low Pin Count interface(8 inputs/16 outputs or 16 inputs/8 outputs)
- No mandatory Tri-State signals
- All signals driven using source synchrounous clock.(2 DDR clock signals per direction for TX and RX paths)
- Low latency throught serialization/deserialization
- Transport clocks and bus clock are independent
- Support Asymmetric(Host/Peripheral) communication operations
- Support multiple outstanding transactions Reads, Writes and interrupts
- Support Mirror Mode to enable self tett with identical device

GPS Interface

- Single chip, integrate GPS bb with cpu
- 32 DMA channels for AHB master access
- Complete 1-band, C/A, and NMEA-0183 compatibility
- Support reference frequencies 16.368MHz
- High sensitivity for indoor fixes
- Low power consumption
- Low cost with smaller size
- Multi modes support both standalone GPS and A_GPS

GMAC 10/100/1000M Ethernet Controller

- Supports 10/100/1000-Mbps data transfer rates with the RGMII interfaces
- Supports 10/100-Mbps data transfer rates with the RMII interfaces
- Supports both full-duplex and half-duplex operation
 - ◆ Supports CSMA/CD Protocol for half-duplex operation
 - Supports packet bursting and frame extension in 1000 Mbps half-duplex operation
 - ◆ Supports IEEE 802.3x flow control for full-duplex operation
 - ◆ Optional forwarding of received pause control frames to the user application in full-duplex operation
 - ◆ Back-pressure support for half-duplex operation
 - ◆ Automatic transmission of zero-quanta pause frame on deassertion



of flow control input in full-duplex operation

- Preamble and start-of-frame data (SFD) insertion in Transmit, and deletion in Receive paths
- Automatic CRC and pad generation controllable on a per-frame basis
- Options for Automatic Pad/CRC Stripping on receive frames
- Programmable InterFrameGap (40-96 bit times in steps of 8)
- Supports a variety of flexible address filtering modes
- Separate 32-bit status returned for transmission and reception packets
- Supports IEEE 802.10 VLAN tag detection for reception frames
- Support detection of LAN wake-up frames and AMD Magic Packet frames
- Support checksum off-load for received IPv4 and TCP packets encapsulated by the Ethernet frame
- Support checking IPv4 header checksum and TCP, UDP, or ICMP checksum encapsulated in IPv4 or IPv6 datagrams
- Comprehensive status reporting for normal operation and transfers with errors
- Automatic generation of PAUSE frame control or backpressure signal to the GMAC core based on Receive FIFO-fill (threshold configurable) level
- Handles automatic retransmission of Collision frames for transmission
- Discards frames on late collision, excessive collisions, excessive deferral and underrun conditions

SPI Controller

- 3 on-chip SPI controller inside RK3288
- Support serial-master and serial-slave mode, software-configurable
- DMA-based or interrupt-based operation
- Embedded two 32x16bits FIFO for TX and RX operation respectively
- Support 2 chip-selects output in serial-master mode

Uart Controller

- 5 on-chip uart controller inside RK3288
- DMA-based or interrupt-based operation
- For all UART, two 64Bytes FIFOs are embedded for TX/RX operation respectively
- Support 5bit,6bit,7bit,8bit serial data transmit or receive
- Standard asynchronous communication bits such as start, stop and parity
- Support different input clock for uart operation to get up to 4Mbps or other special baud rate
- Support non-integer clock divides for baud clock generation
- Auto flow control mode is for all UART, except UART_DBG

I2C controller

- 6 on-chip I2C controller in RK3288
- Multi-master I2C operation
- Support 7bits and 10bits address mode
- Software programmable clock frequency and transfer rate up to 400Kbit/s in the fast mode
- Serial 8bits oriented and bidirectional data transfers can be made at up to 100Kbit/s in the standard mode

GPIO

- Totally 160 GPIOs
- All of GPIOs can be used to generate interrupt to Cortex-A12



- GPIO0 can be used to wakeup system from low-power mode
- The pull direction(pullup or pulldown) for all of GPIOs are software-programmable
- All of GPIOs are always in input direction in default after power-on-reset
- The drive strength for all of GPIOs is software-programmable

USB Host2.0

- Embedded 2 USB Host2.0 interfaces
- Compatible with USB Host2.0 specification
- Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed (1.5Mbps) mode
- Provides 16 host mode channels
- Support periodic out channel in host mode

USB OTG2.0

- Compatible with USB OTG2.0 specification
- Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed (1.5Mbps) mode
- Support up to 9 device mode endpoints in addition to control endpoint 0
- Support up to 6 device mode IN endpoints including control endpoint 0
- Endpoints 1/3/5/7 can be used only as data IN endpoint
- Endpoints 2/4/6 can be used only as data OUT endpoint
- Endpoints 8/9 can be used as data OUT and IN endpoint
- Provides 9 host mode channels

HSIC Interface

- Compliant with the USB2.0 Specification and Enhanced Host Controller Interface Specification 2.0
- 1 Port HSIC PHY Interface Operates in host mode
- Built-in one 512x64 bits FIFO
- Internal DMA with scatter/gather function

1.1.18 Others

- Temperature Sensor(TS-ADC)
 - 3 bipolar-based temperature-sensing cell embedded
 - 3-channel 12-bits SAR ADC
 - Temperature accuracy sensed is ±5 degree
 - SAR-ADC clock must be less than 50KHz
 - Power Down Current is about 1uA for anolog and 2uA for digital logic
 - Power supply is 1.8V ($\pm 10\%$) for analog interface
- SAR-ADC(Successive Approximation Register)
 - 3-channel single-ended 10-bit SAR analog-to-digital converter
 - Conversion speed range is up to 1 MSPS
 - SAR-ADC clock must be less than 1MHz
 - DNL is less than ± 1 LSB , INL is less than ± 2.0 LSB
 - Power down current is about 0.5uA for analog and digital logic
 - Power supply is 1.8V ($\pm 10\%$) for analog interface

eFuse

- Two high-density electrical Fuse is integrated: 256bits (32x8) / 1024bits (32x32)
- Programming condition : VQPS must be $1.5(\pm 10\%)$



- Program time is about $10us(\pm 1us)$
- Read condition: VQPS must be 0V
- Support standby mode
- Operation Temperature Range
 - -40°C to +85°C
- Operation Voltage Range
 - Core supply: 1.0V ($\pm 10\%$)
 - IO supply: 3.3V or 2.5V or 1.8V ($\pm 10\%$)
- Process
 - GlobalFoundry 28nmSLP
- Package Type
 - FCBGA636LD (body: 19mm x 19mm; ball size: 0.35mm; ball pitch: 0.65mm)
- Power
 - TBA

Notes : $^{\circ}$ DDR3/LPDDR2/LPDDR3 are not used simultaneously as well as async and sync ddr nand flash

- ^②: In RK3288, Video decoder and encoder are not used simultaneously because of shared internal buffer
- [®] Actual maximum frame rate will depend on the clock frequency and system bus performance
 - Actual maximum data rate will depend on the clock frequency and JPEG compression rate

1.2 Block Diagram

The following diagram shows the basic block diagram for RK3288.




Fig. 1-1 RK3288 Block Diagram

Chapter 2 Pin Description

In this chapter, the pin description will be divided into two parts, one is all power/ground descriptions in Table 1-1, include analog power/ground, another is all the function signals descriptions in Table 1-2, also include analog power/ground.

2.1 RK3288 power/ground IO descriptions

Table 2-1 RK3288 Power/Ground IO information

Group	Ball #	Min(V)	Typ(V)	Max(V)	Descriptions					

Rackchio	
瑞芯微电子	

RK3288 Technical Reference Manual Rev 1.0

	璃芯微电子 ベバン200	Technice	ii iteleleli	ce manua	Nev 1.0		
VSS	C3 D6 D9 D12 D15 D18 E20 U24 A21 Y24 AC24 F4 J4 J9 U9 J17 W10 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 J18 L10 L11 L12 L13 L14 L15 M4 M10 M11 M13 M14 Y18 N10 N11 N13 N14 N15 P10 P11 P13 P14 P15 P16 P17 P18 R4 R10 R13 R16 R17 R18 R19 T10 R14 T13 Y20 T15 T16 T17 T18 T19 V9 U10 R15 U13 V4 V10 V11 V12 V13 W11 W12 W13 W14 W15 W16 W17 W18 W19 P26	N⁄Α	N /A	N/A	Internal Logic Ground and Digital IO Ground		
OPILLYPS	U14 U15 U16 U17 U18 U19 V14	0.9	1.0	TBD	Internal CPU Pow er (@ cpu frequency <= 1GHz)		
CPU_VDD	V15 V16 V17 V18 V19 T14	TBD	TBD	TBD	Internal CPU Pow er (@ cpu frequency <= 1.5GHz)		
LOGIC_VDD	L12 M12 N12 P12 R12 T12 U12 R11 T11 U11	0.9	1.0	TBD	Internal Logic Power		
GPU_VDD	M15 L16 L17 L18 L19 N16 N17 M16 M17 M18 M19 N18 N19	0.9	1.0	TBD	Internal GPU Pow er		
DDR0_VDDAO	H14	1.425	.5	1.575	DDR3 Digital IO Power		
		1.14	1.2	1.30	LPDDR2 Digital IO Pow er		
DDR1_VDDAO	P8	1.425	.5	1.575	DDR3 Digital IO Pow er		
		1.14	1.2	1.30	LPDDR2 Digital IO Pow er		
		1 405	1.5	1.575	DDR3 Digital IO Pow er		
DDR0_VDD	H9 J11 J12 J14 J15	1.425 1.14	1.5	1.30	LPDDR2 Digital IO Power		
		1.14	1.2	1.50	Li Doi & Digital TO FOW 61		
		1.425	1.5	1.575	DDR3 Digital IO Pow er		
DDR1_VDD	J8 L9 M9 P9 R9	1.14	1.2	1.30	LPDDR2 Digital IO Power		
					<u></u>		
PMU_VDD_1V0	M20	0.9	1.0	TBD	Internal PMU Domain Logic Power		
		3	3.3	3.6			
PMUIO_VDD	P20	2.25	2.5	2.75	PMU Domain Digital IO Power		
		1.62	1.8	1.98			
APIO1_VDD	L20	3	3.3	3.6	GPIO30 Digital IO Power		

Ro	は 球芯微电子	RK3288	Technica	al Referer	Rev 1.0		
			2.25	2.5	2.75		
			1.62	1.8	1.98		
			3	3.3	3.6		
APIO2_VDD		J20	2.25	2.5	2.75	GPIO1830 Digital IO Power	
			1.62	1.8	1.98		
					T		
			3	3.3	3.6		
LCDC_VDD		V20	2.25	2.5	2.75	LCDC Digital IO Pow er	
			1.62	1.8	1.98		
				ı	T		
			3	3.3	3.6		
DVPIO_VDD		U20	2.25	2.5	2.75	DVP Digital IO Power	
			1.62	1.8	1.98		
	T		T .		T 00 T		
		V0	3	3.3	3.6	New difference District IO Decree	
FLASH0_VDD		Y9	2.25	2.5	2.75	Nand Flash0 Digital IO Power	
			1.62	1.8	1.98		
			3	3.3	3.6		
FLASH1_VDD		V8	2.25	2.5	2.75	Nand Flash1 Digital IO Power	
TEXOTT_VEE			1.62	1.8	1.98	Haria Flashi Bigital 10 Tower	
			1.02	1.0	1.00		
			3	3.3	3.6		
SDMMC0_VDD		AC9	2.25	2.5	2.75	SDMMC0 Digital IO Power	
			1.62	1.8	1.98		
			3	3.3	3.6		
APIO3_VDD		AA11	2.25	2.5	2.75	WIFI Digital IO Power	
			1.62	1.8	1.98		
			3	3.3	3.6		
APIO4_VDD		Y12	2.25	2.5	2.75	AUDIO Digital IO Pow er	
			1.62	1.8	1.98		
				I	T		
			3	3.3	3.6	DD =1 11 11 = =	
APIO5_VDD		Y11	2.25	2.5	2.75	BB Digital IO Power	
			1.62	1.8	1.98		
DIL AVICE		D0.7	A 1/A	N1/A	N/A	DI LAnd C	
PLL_AVSS		P27	N/A	N/A	N/A	PLL Analog Ground	
PLL_AVDD_1V0)	P28	0.9	1.0	1.1	PLL Analog Pow er	
ADC_AVDD_1V8	2	R20	1.62	1.8	1.98	SAR-ADC/TSADC Analog Pow er	
ADC_AVDD_1V	D	RZU	1.02	1.8	1.98	SAK-ADO/ ISADO Affalog POW er	



RK3288

Technical Reference Manual

Rev 1.0

USB_AVDD_1V0	G18	0.9	1.0	1.1	USB OTG2.0/Host2.0 Digital Pow er
USB_AVDD_1V8	E21	1.62	1.8	1.98	USB OTG2.0/Host2.0 Analog Power
USB_AVDD_3V3	F20	3.069	3.3	3.63	USB OTG2.0/Host2.0 Analog Power
USB_AVSS	H18 C24 C26 B21	NA	NA	NA	USB Analog Ground
					-
EFUSE_VDDQ	P19	1.35	1.5	1.65	eFuse IO Digital Power
HSIC_VDD_1V2	H20	1.08	1.2	1.32	HSIC 1.2V Transmitter Pow er Supply
EDP_AVDD_1V0	Y17	0.9	1.0	1.1	eDP 1.0V Pow er Supply
EDP_AVDD_1V8	AA17	1.62	1.8	1.98	eDP 1.8V Pow er Supply
HDMI_AVDD_1V0	AA18	0.9	1.0	1.1	HDMI 1.0V Pow er Supply
HDMI_AVDD_1V8	AB20	1.62	1.8	1.92	HDMI 1.8V Pow er Supply
LVDS_AVDD_1V0	AA20	0.9	1.0	1.1	LVDS 1.0V Power Supply
LVDS_AVDD_1V8	AB21	1.62	1.8	1.92	LVDS 1.8V Power Supply
LVDS_AVDD_3V3	AB23	3.0	3.3	3.6	LVDS 3.3V Power Supply
MIPI_TXRX_AVDD_1V8	AC21	1.62	1.8	1.92	MIPITX/RX PHY 1.8V Pow er Supply
MIPI_TX_AVDD_1V8	AC22	1.62	1.8	1.92	MIPITX PHY 1.8V Power Supply
MIPI_RX_AVDD_1V8	AC20	1.62	1.8	1.92	MIPI RX PHY 1.8V Power Supply



2.2 RK3288 function IO description

Pad#	Ball#	func0	func1	func2	func3	func4	Pad type	Current	Pull	Reset State	Power Supply
NPOR	M27	npor					I	2	up	I	
XIN24M	N27	xin24m					I	2	NA	I	
XOUT24M	N28	xout24m					0	2	NA	0	
TEST	M26	test					I	8	down	I	
CLK32K	P25	clk32k					I/O	8	down	I	
PMUGPIO0_A0/GLOBAL_PWROFF	J28	gpio0a0	global_pwroff				I/O	8	down	I	
PMUGPIO0_A1/DDRIO_PWROFF	J27	gpio0a1	ddrio_pwroff				I/O	8	down	I	
PMUGPIO0_A2/DDRIO0_RETEN	J26	gpio0a2	ddrio0_reten				I/O	4	up	I	
PMUGPIO0_A3/DDRIO1_RETEN	K27	gpio0a3	ddrio1_reten				I/O	4	up	I	
PMUGPIO0_A4	K28	gpio0a4					I/O	2	up	I	
PMUGPIO0_A5	L21	gpio0a5					I/O	2	up	I	
PMUGPIO0_A6	L22	gpio0a6					I/O	2	up	I	PMU
PMUGPIO0_A7	L23	gpio0a7					I/O	2	up	I	PMU
PMUGPIO0_B0	L24	gpio0b0					I/O	2	up	I	
PMUGPIO0_B1	L25	gpio0b1					I/O	2	up	I	
PMUGPIO0_B2/OTP_OUT	L26	gpio0b2	tsadc_int				I/O	2	down	I	
PMUGPIO0_B3	L27	gpio0b3					I/O	2	down	I	
PMUGPIO0_B4	M28	gpio0b4					I/O	2	down	I	
PMUGPIO0_B5/CLK27M_IN	L28	gpio0b5	clk_27m				I/O	2	down	I	
PMUGPIO0_B6	M22	gpio0b6					I/O	2	down	I	
PMUGPIO0_B7/I2C0_SDA	M25	gpio0b7	i2c0pmu_sda				I/O	2	up	I	
PMUGPIO0_C0/I2C0_SCL	M21	gpio0c0	i2c0pmu_scl				I/O	2	up	I	
PMUGPIO0_C1/TEST_CLKOUT/CLK_27M_T1	M23	gpio0c1	test_clkout	clkt1_27m			I/O	4	down	I	
PMUGPIO0_C2	M24	gpio0c2					I/O	2	up	I	
LCDC0_HSYNC/GPIO1_D0	AA23	gpio1d0	lcdc0_hsync				I/O	8	down	I	
LCDC0_VSYNC/GPIO1_D1	AB24	gpio1d1	lcdc0_vsync				I/O	8	down	I	LCDC
LCDC0_DEN/GPIO1_D2	AA22	gpio1d2	lcdc0_den				I/O	8	down	I	



LCDC0 DCLK/GPIO1 D3	AA24	gpio1d3	lcdc0_dclk	I	ĺ	I	I/O	8	down	Ιт	İ
CIF D2/HOST D0/TS D0/GPIO2 A0	Y23		cif data2	host din0	hsadc data0		I/O	8		I	
		gpio2a0	_				, .	_	down		
CIF_D3/HOST_D1/TS_D1/GPIO2_A1	Y21	gpio2a1	cif_data3	host_din1	hsadc_data1		I/O	8	down	I	
CIF_D4/HOST_D2/TS_D2/GPIO2_A2	Y22	gpio2a2	cif_data4	host_din2	hsadc_data2		I/O	8	down	I	
CIF_D5/HOST_D3/TS_D3/GPIO2_A3	V21	gpio2a3	cif_data5	host_din3	hsadc_data3		I/O	8	down	I	
CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4	U22	gpio2a4	cif_data6	host_ckinp	hsadc_data4		I/O	8	down	I	
CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5	U21	gpio2a5	cif_data7	host_ckinn	hsadc_data5		I/O	8	down	I	
CIF_D8/HOST_D4/TS_D6/GPIO2_A6	U23	gpio2a6	cif_data8	host_din4	hsadc_data6		I/O	8	down	I	
CIF_D9/HOST_D5/TS_D7/GPIO2_A7	V23	gpio2a7	cif_data9	host_din5	hsadc_data7		I/O	8	down	I	
CIF_VSYNC/HOST_D6/TS_SYNC/GPIO2_B0	R25	gpio2b0	cif_vsync	host_din6	hsadcts_sync		I/O	8	down	I	- DVP
CIF_HREF/HOST_D7/TS_VALID/GPIO2_B1	R28	gpio2b1	cif_href	host_din7	hsadcts_valid		I/O	8	down	I	
CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLKOUT/GPIO2 _B2	V22	gpio2b2	cif_clkin	host_wkack	gps_clk	hsadc_clkout	I/O	8	down	I	
CIF_CLKOUT/HOST_WKREQ/TS_FAIL/GPIO2_B3	R22	gpio2b3	cif_clkout	host_wkreq	hsadcts_fail		I/O	8	down	I	
CIF_D0/GPIO2_B4	R27	gpio2b4	cif_data0				I/O	8	down	I	
CIF_D1/GPIO2_B5	R26	gpio2b5	cif_data1				I/O	8	down	I	
CIF_D10/GPIO2_B6	R24	gpio2b6	cif_data10				I/O	8	down	I	
CIF_D11/GPIO2_B7	R21	gpio2b7	cif_data11				I/O	8	down	I	
I2C3_SCL/GPIO2_C0	P22	gpio2c0	i2c3cam_scl				I/O	2	up	I	
I2C3_SDA/GPIO2_C1	R23	gpio2c1	i2c3cam_sda				I/O	2	up	I	
FLASH0_D0/EMMC_D0/GPIO3_A0	AE3	gpio3a0	flash0_data0	emmc_data0			I/O	8	up	I	
FLASH0_D1/EMMC_D1/GPIO3_A1	AD3	gpio3a1	flash0_data1	emmc_data1			I/O	8	up	I	1
FLASH0_D2/EMMC_D2/GPIO3_A2	AF3	gpio3a2	flash0_data2	emmc_data2			I/O	8	up	I	
FLASH0_D3/EMMC_D3/GPIO3_A3	AF1	gpio3a3	flash0_data3	emmc_data3			I/O	8	up	I	
FLASH0_D4/EMMC_D4/GPIO3_A4	AF2	gpio3a4	flash0_data4	emmc_data4			I/O	8	up	I	1
FLASH0_D5/EMMC_D5/GPIO3_A5	AG3	gpio3a5	flash0_data5	emmc_data5			I/O	8	up	I	
FLASH0_D6/EMMC_D6/GPIO3_A6	AG1	gpio3a6	flash0_data6	emmc_data6			I/O	8	up	I	FLASH0
FLASH0_D7/EMMC_D7/GPIO3_A7	AG2	gpio3a7	flash0_data7	emmc_data7			I/O	8	up	I	
FLASH0_RDY/GPIO3_B0	AH2	gpio3b0	flash0_rdy				I/O	4	up	I	1
FLASH0_WP/EMMC_PWREN/GPIO3_B1	AH1	gpio3b1	flash0_wp	emmc_pwren			I/O	4	down	I	1
FLASH0_RDN/GPIO3_B2	Y6	gpio3b2	flash0_rdn				I/O	4	up	I	
FLASH0_ALE/GPIO3_B3	AF4	gpio3b3	flash0_ale				I/O	4	down	I	1
	1	1	I	1		1	1	I .		l .	



FLASH0_CLE/GPIO3_B4	AH3	gpio3b4	flash0_cle				I/O	4	down	I	
FLASH0_WRN/GPIO3_B5	AG4	gpio3b5	flash0_wrn				I/O	8	up	I	1
FLASH0_CSN0/GPIO3_B6	AC5	gpio3b6	flash0_csn0				I/O	4	up	I	
FLASH0_CSN1/GPIO3_B7	AD4	gpio3b7	flash0_csn1				I/O	4	up	I	
FLASH0_CSN2/EMMC_CMD/GPIO3_C0	AC4	gpio3c0	flash0_csn2	emmc_cmd			I/O	4	up	I	1
FLASH0_CSN3/EMMC_RSTNOUT/GPIO3_C1	Y7	gpio3c1	flash0_csn3	emmc_rstnout			I/O	4	up	I	1
FLASH0_DQS/EMMC_CLKOUT/GPIO3_C2	AB6	gpio3c2	flash0_dqs	emmc_clkout			I/O	8	down	I	
GPIO3_C3/FLASH0_VOLTAGE_SEL	Y8	gpio3c3					I/O	4	down	I	1
FLASH1_D0/HOST_D0/MAC_TXD2/SDIO1_D0/GPIO3_D0	Y4	gpio3d0	flash1_data0	host_dout0	mac_txd2	sdio1_data0	I/O	8	up	I	
FLASH1_D1/HOST_D1/MAC_TXD3/SDIO1_D1/GPIO3_D1	V6	gpio3d1	flash1_data1	host_dout1	mac_txd3	sdio1_data1	I/O	8	up	I	
FLASH1_D2/HOST_D2/MAC_RXD2/SDIO1_D2/GPIO3_D2	AB1	gpio3d2	flash1_data2	host_dout2	mac_rxd2	sdio1_data2	I/O	8	up	I	
FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D3/GPIO3_D3	AC1	gpio3d3	flash1_data3	host_dout3	mac_rxd3	sdio1_data3	I/O	8	up	I	
FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DET/GPIO3_D	AD1	gpio3d4	flash1_data4	host_dout4	mac_txd0	sdio1_detectn	I/O	8	up	I	
FLASH1_D5/HOST_D5/MAC_TXD1/SDIO1_WRPRT/GPIO3 D5	AB2	gpio3d5	flash1_data5	host_dout5	mac_txd1	sdio1_wrprt	I/O	8	up	I	
FLASH1_D6/HOST_D6/MAC_RXD0/SDIO1_BKPWR/GPIO 3_D6	AA3	gpio3d6	flash1_data6	host_dout6	mac_rxd0	sdio1_bkpwr	I/O	8	up	I	
FLASH1_D7/HOST_D7/MAC_RXD1/SDIO1_INTN/GPIO3_ D7	AA4	gpio3d7	flash1_data7	host_dout7	mac_rxd1	sdio1_intn	I/O	8	up	I	
FLASH1_RDY/HOST_CKOUTP/MAC_MDC/GPIO4_A0	AC3	gpio4a0	flash1_rdy	host_ckoutp	mac_mdc		I/O	4	up	I	
FLASH1_WP/HOST_CKOUTN/MAC_RXDV/FLASH0_C SN4/ GPIO4_A1	AC2	gpio4a1	flash1_wp	host_ckoutn	mac_rxdv	flash0_csn4	I/O	4	up	I	FLASH1
FLASH1_RDN/HOST_D8/MAC_RXER/FLASH0_CSN5/GPIO 4_A2	AE1	gpio4a2	flash1_rdn	host_dout8	mac_rxer	flash0_csn5	I/O	4	up	I	
FLASH1_ALE/HOST_D9/MAC_CLK/FLASH0_CSN6/GPIO4 _A3	AE2	gpio4a3	flash1_ale	host_dout9	mac_clk	flash0_csn6	I/O	4	up	I	
FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0_CSN7/GPI O4_A4	AD2	gpio4a4	flash1_cle	host_dout10	mac_txen	flash0_csn7	I/O	4	up	I	
FLASH1_WRN/HOST_D11/MAC_CMD/GPIO4_A5	Y5	gpio4a5	flash1_wrn	host_dout11	mac_mdio		I/O	8	up	I	
FLASH1_CSN0/HOST_D12/MAC_RXCLK/SDIO1_CMD/GPI O4_A6	AB5	gpio4a6	flash1_csn0	host_dout12	mac_rxclk	sdio1_cmd	I/O	4	up	I	
FLASH1_CSN1/HOST_D13/MAC_CRS/SDIO1_CLKOUT/GP IO4_A7	AA6	gpio4a7	flash1_csn1	host_dout13	mac_crs	sdio1_clkout	I/O	4	up	I	
FLASH1_DQS/HOST_D14/MAC_COL/FLASH1CSN3/GPI O4_B0	AA5	gpio4b0	flash1_dqs	host_dout14	mac_col	flash1_csn3	I/O	8	up	I	
FLASH1_CSN2/HOST_D15/MAC_TXCLK/SDIO1_PWREN/ GPIO4_B1	V7	gpio4b1	flash1_csn2	host_dout15	mac_txclk	sdio1_pwren	I/O	2	up	I	1
UARTO_RX/GPIO4_C0	AH11	gpio4c0	uart0bt_sin				I/O	2	up	I	
UART0_TX/GPIO4_C1	AG10	gpio4c1	uart0bt_sout				I/O	2	down	I	WIFI (APIO3)
UARTO_CTSN/GPIO4_C2	AB12	gpio4c2	uart0bt_ctsn				I/O	2	up	I	()



UARTO_RTSN/GPIO4_C3	AB11	gpio4c3	uart0bt_rtsn	ı		I	I/O	2	up	I	I
SDIO0_D0/GPIO4_C4	AH9	gpio4c4	sdio0_data0				I/O	4	ир	I	-
SDIO0_D1/GPIO4_C5	AH10	gpio4c5	sdio0_data1				I/O	4	ир	I	-
SDIO0_D2/GPIO4_C6	AG9	gpio4c6	sdio0_data2				I/O	4	ир	I	=
SDIO0_D3/GPIO4_C7	AH7	gpio4c7	sdio0_data3				I/O	4	up	I	1
SDIO0_CMD/GPIO4_D0	AH8	gpio4d0	sdio0_cmd				I/O	4	ир	I	-
SDIOO_CLKOUT/GPIO4_D1	AG8	gpio4d1	sdio0_clkout				I/O	4	down	I	-
SDIO0_DET/GPIO4_D2	AF9	gpio4d2	sdio0_detectn				I/O	2	up	I	1
SDIOO_WRPRT/GPIO4_D3	AE9	gpio4d3	sdio0_wrprt				I/O	2	down	I	1
SDIO0_PWREN/GPIO4_D4	AC11	gpio4d4	sdio0_pwren				I/O	2	down	I	1
SDIO0_BKPWR/GPIO4_D5	AF8	gpio4d5	sdio0_pwren				I/O	2	down	I	_
SDIO0_INTN/GPIO4_D6	AE8		· ·				I/O	2		I	1
GPIO4_D7	AD9	gpio4d6 gpio4d7	sdio0_intn				I/O	2	up	I	-
			up#1bb sip	toO dataO				2	up		
UART1_RX/TS0_D0/GPIO5_B0	AF5	gpio5b0	uart1bb_sin	ts0_data0			I/O		up	I	_
UART1_TX/TS0_D1/GPIO5_B1	AA7	gpio5b1	uart1bb_sout	ts0_data1			I/O	2	down	I	-
UART1_CTSN/TS0_D2/GPIO5_B2	AH4	gpio5b2	uart1bb_ctsn	ts0_data2			I/O	2	up	I	_
UART1_RTSN/TS0_D3/GPIO5_B3	AD6	gpio5b3	uart1bb_rtsn	ts0_data3			I/O	2	up	I	_
SPI0_CLK/TS0_D4/UART4_CTSN/GPI05_B4	AD7	gpio5b4	spi0_clk	ts0_data4	uart4exp_ctsn		I/O	2	up	I	_
SPI0_CSN0/TS0_D5/UART4_RTSN/GPI05_B5	AC7	gpio5b5	spi0_csn0	ts0_data5	uart4exp_rtsn		I/O	2	up	I	BB (APIO5)
SPIO_TXD/TSO_D6/UART4_TX/GPIO5_B6	AE5	gpio5b6	spi0_txd	ts0_data6	uart4exp_sout		I/O	2	down	I	(AP103)
SPIO_RXD/TSO_D7/UART4_RX/GPIO5_B7	AF6	gpio5b7	spi0_rxd	ts0_data7	uart4exp_sin		I/O	2	up	I	_
SPIO_CSN1/TSO_SYNC/GPIO5_C0	AG5	gpio5c0	spi0_csn1	ts0_sync			I/O	2	up	I	
TS0_VALID/GPIO5_C1	AA9	gpio5c1	ts0_valid				I/O	2	down	I	
TS0_CLK/GPIO5_C2	AE6	gpio5c2	ts0_clk				I/O	2	down	I	
TS0_ERR/GPIO5_C3	AB8	gpio5c3	ts0_err				I/O	2	down	I	
I2S_SC LK/GPIO6_A0	AD11	gpio6a0	i2s_sclk				I/O	2	down	I	
I2S_LRCK_RX/GPI06_A1	AG11	gpio6a1	i2s_lrckrx				I/O	2	down	I	
I2S_LRCK_TX/GPI06_A2	AF11	gpio6a2	i2s_lrcktx				I/O	2	down	I	AUDIO
I2S_SDI/GPI06_A3	AE11	gpio6a3	i2s_sdi				I/O	2	down	I	(APIO4)
I2S_SD00/GPI06_A4	AG12	gpio6a4	i2s_sdo0				I/O	2	down	I	
I2S_SDO1/GPIO6_A5	AH13	gpio6a5	i2s_sdo1				I/O	2	down	I	



I2S_SDO2/GPIO6_A6	AG13	gpio6a6	i2s_sdo2			I/O	2	down	I	
I2S_SDO3/GPIO6_A7	AH12	gpio6a7	i2s_sdo3			I/O	2	down	I	
I2S_CLK/GPIO6_B0	AC12	gpio6b0	i2s_clk			I/O	4	down	I	
I2C2_SDA/GPIO6_B1	AF12	gpio6b1	i2c2audio_sda			I/O	2	up	I	
I2C2_SCL/GPIO6_B2	AD12	gpio6b2	i2c2audio_scl			I/O	2	up	I	
SPDIF_TX/GPIO6_B3	AE12	gpio6b3	spdif_tx			I/O	2	down	I	
SDMMC0_D0/JTAG_TMS/GPIO6_C0	AG7	gpio6c0	sdmmc0_data0	jtag_tms		I/O	4	up	I	
SDMMC0_D1/JTAG_TRSTN/GPIO6_C1	AH6	gpio6c1	sdmmc0_data1	jtag_trstn		I/O	4	up	I	
SDMMC0_D2/JTAG_TDI/GPI06_C2	AD8	gpio6c2	sdmmc0_data2	jtag_tdi		I/O	4	up	I	
SDMMC0_D3/JTAG_TCK/GPIO6_C3	AB9	gpio6c3	sdmmc0_data3	jtag_tck		I/O	4	up	I	SDMMC0
SDMMC0_CLKOUT/JTAG_TDO/GPIO6_C4	AG6	gpio6c4	sdmmc0_clkout	jtag_tdo		0	4	down	0	
SDMMC0_CMD/GPIO6_C5	AC8	gpio6c5	sdmmc0_cmd			I/O	4	up	I	
SDMMC0_DECTN/GPI06_C6	AH5	gpio6c6	sdmmc0_dectn			I/O	2	up	I	1
PWM0/GPIO7_A0	H22	gpio7a0	pwm_0	vop0_pwm	vop1_pwm	I/O	2	down	I	
PWM1/GPIO7_A1	G23	gpio7a1	pwm_1			I/O	2	down	I	
GPIO7_A2	D28	gpio7a2				I/O	2	down	I	
GPIO7_A3	F25	gpio7a3				I/O	2	down	I	
GPIO7_A4	E26	gpio7a4				I/O	2	up	I	
GPIO7_A5	G24	gpio7a5				I/O	2	down	I	
GPIO7_A6	F26	gpio7a6				I/O	2	up	I	
UART3_RX/GPS_MAG/HSADC_D0_T1/GPIO7_A7	E27	gpio7a7	uart3gps_sin	gps_mag	hsadc_data0	I/O	2	up	I	
UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7_B0	J21	gpio7b0	uart3gps_sout	gps_sig	hsadc_data1	I/O	2	down	I	GPIO30
UART3_CTSN/GPS_RFCLK/GPS_CLK_T1/GPIO7_B1	H23	gpio7b1	uart3gps_ctsn	gps_rfclk	gps_clk	I/O	2	up	I	(APIO1)
UART3_RTSN/GPIO7_B2	F27	gpio7b2	uart3gps_rtsn	usb_drvvbus0		I/O	2	up	I	1
EDP_HOTPLUG/GPIO7_B3	E28	gpio7b3	usb_drvvbus1	edp_hotplug		I/O	2	down	I	
ISP_SHUTTEREN/SPI1_CLK/GPI07_B4	J22	gpio7b4	isp_shutteren	spi1_clk		I/O	2	down	I	
ISP_FLASHTRIGOUT/SPI1_CSN 0/GPIO7_B5	H24	gpio7b5	isp_flashtrigout	spi1_csn0		I/O	2	up	I	
ISP_PRELIGHTTRIG/SPI1_R XD/GPI07_B6	F28	gpio7b6	isp_prelighttrig	spi1_rxd		I/O	2	down	I	1
ISP_SHUTTERTRIG/SPI1_TXD/GPIO7_B7	G27	gpio7b7	isp_shuttert rig	spi1_txd		I/O	2	down	I	
ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPIO7_C0	G28	gpio7c0	isp_flashtrigin	edphdmi_cecinout		I/O	2	up	I	1
I2C4_SDA/GPI07_C1	H25	gpio7c1	i2c4tp_sda			I/O	2	up	I	1
<u> </u>			1	1			1			

Rockchip _{瑞芯微电子}

I2C4_SCL/GPIO7_C2	J23	gpio7c2	i2c4tp_scl				I/O	2	up	I	
I2C5_SDA/EDPHDMI_I2C_SDA/GPI07_C3	H26	gpio7c3	i2c5hdmi_sda	edphdmii2c_sda			I/O	2	up	I	
I2C5_SCL/EDPHDMI_I2C_SCL/GPIO7_C4	J24	gpio7c4	i2c5hdmi_scl	edphdmii2c_scl			I/O	2	up	I	
GPIO7_C5	H27	gpio7c5					I/O	2	down	I	
UART2_RX/IR_RX/PWM2/GPIO7_C6	J25	gpio7c6	uart2dbg_sin	uart2dbg_sirin	pwm_2		I/O	2	up	I	
UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI07_C7	H28	gpio7c7	uart2dbg_sout	uart2dbg_sirout	pwm_3	edphdmi_cecin out	I/O	2	up	I	
PS2_CLK/GPIO8_A0	D24	gpio8a0	ps2_clk	sc_vcc18v			I/O	2	up	I	
PS2_DATA/GPIO8_A1	C27	gpio8a1	ps2_data	sc_vcc33v			I/O	2	up	I	
GPIO8_A2/ SC_DET	G21	gpio8a2	sc_detect				I/O	2	up	I	
SPI2_CSN1/SC_IO/GPIO8_A3	B28	gpio8a3	spi2_csn1	sc_io			I/O	2	up	I	
I2C1_SDA/SC_RST/GPIO8_A4	A28	gpio8a4	i2c1sensor_sda	sc_rst			I/O	2	up	I	
I2C1_SCL/SC_CLK/GPIO8_A5	E25	gpio8a5	i2c1sensor_scl	sc_clk			I/O	2	up	I	
SPI2_CLK/SC_IO_T1/GPIO8_A6	D26	gpio8a6	spi2_clk	sc_io			I/O	2	down	I	1
SPI2_CSN0/SC_DET_T1/GPIO8_A7	D27	gpio8a7	spi2_csn0	sc_detect			I/O	2	up	I	GPIO1830 (APIO2)
SPI2_RXD/SC_RST_T1/GPIO8_B0	F24	gpio8b0	spi2_rxd	sc_rst			I/O	2	down	I	
SPI2_TXD/ SC_CLK_T1/GPIO8_B1	C28	gpio8b1	spi2_txd	sc_clk			I/O	2	down	I	
BSJTAGTMS	G20	bsjtagtms					I	2	up	I	
BSJTAGTRSTN	E22	bsjtagtrstn					I	2	up	I	
BSJTAGTDI	F21	bsjtagtdi					I	2	up	I	
BSJTAGTCK	E23	bsjtagtck					I	2	up	I	
BSJTAGTDO	F22	bsjtagtdo					0	2	N/A	0	
LVDS_DATAP0	T27	lvds_padp0	lcdc0_data0	trace_data0			Α			NA	
LVDS_DATAN0	T28	lvds_padn0	lcdc0_data1	trace_data1			Α			NA	
LVDS_DATAP1	U27	lvds_padp1	lcdc0_data2	trace_data2			Α			NA	
LVDS_DATAN1	U28	lvds_padn1	lcdc0_data3	trace_data3			Α			NA	
LVDS_DATAP2	V27	lvds_padp2	lcdc0_data4	trace_data4			Α			NA	LVDS
LVDS_DAT AN2	V28	lvds_padn2	lcdc0_data5	trace_data5			Α			NA	LVD3
LVDS_DAT AP3	W27	lvds_padp3	lcdc0_data6	trace_data6			Α			NA	1
LVDS_DATAN3	W28	lvds_padn3	lcdc0_data7	trace_data7			Α			NA	
LVDS_DATAP4	Y27	lvds_padp4	lcdc0_data8	trace_data8			Α			NA	1
LVD S_DAT AN4	Y28	lvds_padn4	lcdc0_data9	trace_data9			Α			NA	1



LVDS_CLKP0	AA27	lvds_clkp0	lcdc0_data10	trace_data10	1	A	1	l NA	I
LVDS_CLKN0	AA28	lvds_clkn0	lcdc0_data11	trace_data11		A		NA NA	+
LVDS DATAP5	U25	lvds_padp5	lcdc0_data12	trace_data12		A		NA NA	+
LVDS_DATAN5	U26	lvds_padn5	lcdc0_data13	trace_data13		A		NA NA	+
LVDS DATAP6	V25	lvds_padp6	lcdc0 data14	trace data14		A		NA	1
LVDS DATAN6	V26	lvds_padn6	lcdc0_data15	trace_data15		A		NA	†
LVD S_DAT AP7	Y25	lvds_padp7	lcdc0_data16	trace_clk		А		NA	+
LVDS_DATAN7	Y26	lvds_padn7	lcdc0_data17	trace_ctl		А		NA	†
LVDS_DATAP8	AA25	lvds_padp8	lcdc0_data18			А		NA	1
LVDS_DATAN8	AA26	lvds_padn8	lcdc0_data19			A		NA	1
LVDS_DATAP9	AB27	lvds_padp9	lcdc0_data20			A		NA	1
LVDS_DATAN9	AB28	lvds_padn9	lcdc0_data21			А		NA	1
LVDS_CLKP1	AC25	lvds_clkp1	lcdc0_data22			А		NA	
LVDS_CLKN1	AC26	lvds_clkn1	lcdc0_data23			А		NA	1
ADC_IN2	P23	saradc_ain2				А		NA	
ADC_IN1	P21	saradc_ain1				A		NA	SARADC
ADC_IN0	P24	saradc_ain0				A		NA	
MIPI_TXRX_D0N	AF20	mip_itxrx_d0n				A		NA	
MIPI_TXRX_D0P	AE20	mip_itxrx_d0p				A		NA	
MIPI_TXRX_D1P	AE21	mip_itxrx_d1p				A		NA	
MIPI_TXRX_D1N	AF21	mip_itxrx_d1n				A		NA	
MIPI_TXRX_CLKN	AF23	mip_itxrx_clkn				A		NA	
MIPI_TXRX_CLKP	AE23	mip_itxrx_clkp				A		NA	
MIPI_TXRX_D2N	AF24	mip_itxrx_d2n				A		NA	MIPI
MIPI_TXRX_D2P	AE24	mip_itxrx_d2p				A		NA	MIFI
MIPI_TXRX_D3N	AD25	mip_itxrx_d3n				A		NA	
MIPI_TXRX_D3P	AF25	mip_itxrx_d3p				A		NA	
MIPI_TXRX_REXT	AD22	mip_itxrx_rext				A		NA	
MIPI_TX_REXT	AE26	mipi_tx_rext				A		NA	
MIPI_TX_D3P	AC27	mipi_tx_d3p				A		NA	_
MIPI_TX_D3N	AC28	mipi_tx_d3n				A		NA	



						-,		
MIPI_TX_D2N	AD28	mipi_tx_d2n			Α	 	NA	
MIPI_TX_D2P	AD27	mipi_tx_d2p			Α		NA	
MIPI_TX_CLKP	AE27	mipi_tx_clkp			Α		NA	
MIPI_TX_CLKN	AE28	mipi_tx_clkn			Α		NA	
MIPI_TX_D1P	AF27	mipi_tx_d1p			Α		NA	
MIPI_TX_D1N	AF28	mipi_tx_d1n			Α		NA	
MIPI_TX_D0N	AG28	mipi_tx_d0n			Α		NA	
MIPI_TX_D0P	AG27	mipi_tx_d0p			Α		NA	
MIPI_RX_REXT	AD21	mipi_rx_rext			Α		NA	
MIPI_RX_D3N	AH27	mipi_rx_d3n			Α		NA	
MIPI_RX_D3P	AH28	mipi_rx_d3p			Α		NA	
MIPI_RX_D2N	AH26	mipi_rx_d2n			Α		NA	
MIPI_RX_D2P	AG26	mipi_rx_d2p			Α		NA	
MIPI_RX_CLKP	AG25	mipi_rx_clkp			Α		NA	
MIPI_RX_CLKN	AH25	mipi_rx_clkn			Α		NA	
MIPI_RX_D1P	AG24	mipi_rx_d1p			Α		NA	
MIPI_RX_D1N	AH24	mipi_rx_d1n			Α		NA	
MIPI_RX_D0P	AG23	mipi_rx_d0p			Α		NA	
MIPI_RX_D0N	AH23	mipi_rx_d0n			Α		NA	
HDMI_TX2P	AG22	hdmi_tx2p			Α		NA	
HDMI_TX2N	AH22	hdmi_tx2n			Α		NA	
HDMI_TX1P	AG21	hdmi_tx1p			Α		NA	
HDMI_TX1N	AH21	hdmi_tx1n			Α		NA	
HDMI_TX0P	AG20	hdmi_tx0p			Α		NA	LIBAT
HDMI_TX0N	AH20	hdmi_tx0n			Α		NA	HDMI
HDMI_TCN	AH19	hdmi_tcn			Α		NA	
HDMI_TCP	AG19	hdmi_tcp			Α		NA	1
HDMI_REXT	AB17	hdmi_rext			Α		NA	1
HDMI_HPD	AB18	hdmi_hpd			Α		NA	
EDP_TP_OUT	AA12	edp_tp_out			Α		NA	
EDP_REXT	AC18	edp_rext			Α		NA	eDP



EDP_CLK24M_IN	AC17	edp_clk24m_in			A	NA]
EDP_AUXN	AH18	edp_auxn			Α	NA	
EDP_AUXP	AG18	edp_auxp			А	NA	
EDP_TX3P	AG17	edp_tx3p			А	NA	
EDP_TX3N	AH17	edp_tx3n			А	NA	
EDP_TX2N	AH16	edp_tx2n			A	NA	
EDP_TX2P	AG16	edp_tx2p			A	NA	
EDP_TX1N	AH15	edp_tx1n			A	NA	
EDP_TX1P	AG15	edp_tx1p			A	NA	
EDP_TX0P	AG14	edp_tx0p			A	NA	
EDP_TX0N	AH14	edp_tx0n			A	NA	
DDR1_DQ7	Y3	ddr1_dq7			A	NA	
DDR1_DQ6	V5	ddr1_dq6			A	NA	
DDR1_DQ5	Y2	ddr1_dq5			A	NA	
DDR1_DQS0	AA2	ddr1_dqs0			A	NA	
DDR1_DQS0N	AA1	ddr1_dqsn0			A	NA	
DDR1_DQ4	W1	ddr1_dq4			A	NA	
DDR1_DQ3	U6	ddr1_dq3			A	NA	
DDR1_DQ2	Y1	ddr1_dq2			A	NA	
DDR1_DQ1	V3	ddr1_dq1			A	NA	
DDR1_DQ0	W2	ddr1_dq0			А	NA	
DDR1_DM0	U5	ddr1_dm0			A	NA	
DDR1_VREF	M8	ddr1_vref0			Р	NA	1
DDR1_DQ23	V2	ddr1_dq23			А	NA	
DDR1_DQ22	U3	ddr1_dq22			A	NA	
DDR1_DQ21	V1	ddr1_dq21			А	NA	
DDR1_DQ20	U4	ddr1_dq20			А	NA	
DDR1_DQS2	U2	ddr1_dqs2			А	NA	1
DDR1_DQS2N	U1	ddr1_dqn2			A	NA	1
DDR1_DQ19	R5	ddr1_dq19			А	NA	1
DDR1_DQ18	T1	ddr1_dq18			A	NA	1



DDR1_DQ17	R6	ddr1_dq17	1	A	NA
DDR1_DQ16	T2	ddr1_dq16		A	NA
DDR1_DM2	R3	ddr1_dm2		A	NA
DDR1_PZQ	U7	ddr1_pzq		A	NA
DDR1_ATO	M7	ddr1_ato		A	NA
DDR1_DT01	R8	ddr1_dto1		A	NA
DDR1_DT00	U8	ddr1_dto0		A	NA NA
DDR1_ODT1	R2	ddr1_odt1		A	NA
DDR1_ODT0	P5	ddr1_odt0		A	NA NA
DDR1_A15	R1	ddr1_a15		A	NA NA
DDR1_VREF	M8	ddr1_vref1		P	NA NA
DDR1_A14	P2	ddr1_a14		A	NA NA
DDR1_A13	P3	ddr1_a13		A	NA NA
DDR1_A12	P6	ddr1_a12		A	NA NA
DDR1_A11	P4	ddr1_a11		A	NA NA
DDR1_A10	N2	ddr1_a11		A	NA NA
DDR1_A9	P1	ddr1_a19		A	NA NA
DDR1_A8	N1	ddr1_a3		A	NA NA
DDR1_A7	M3	ddr1_a7		A	NA NA
DDR1_A6	M1	ddr1_a7		A	NA NA
DDR1_A5	M2	ddr1_a5		A	NA NA
DDR1_CK	L2	ddr1_d3		A	NA NA
DDR1_CKN	L1	ddr1_ckn		A	NA NA
DDR1_A4	M6	ddr1_ckii ddr1_a4		A	NA NA
DDR1_A3	M5	ddr1_a4 ddr1_a3		A	NA NA
DDR1_A2	K1	ddr1_a3		A	NA NA
DDR1_A1	K2	ddr1_a1		A	NA NA
DDR1_A0	L3	ddr1_a0		A	NA NA
DDR1_BA2	L5	ddr1_ba2		A	NA
DDR1_BA1	J1	ddr1_ba1		A	NA NA
DDR1_BA0	L4	ddr1_ba0		А	NA

DDR1

Rockchip _{瑞芯微电子}

DDR1 RASN	L6	ddr1 rasn	I	I	İ	İ	A	Ĭ	İ	NA
		_								
DDR1_CASN	H1	ddr1_casn					Α			NA
DDR1_WEN	J2	ddr1_wen					Α			NA
DDR1_CS1N	J3	ddr1_csn1					Α			NA
DDR1_CS0N	H2	ddr1_csn0					Α			NA
DDR1_CKE1	Н3	ddr1_cke1					Α			NA
DDR1_CKE0	F1	ddr1_cke0					Α			NA
DDR1_RESET	F2	ddr1_reset					Α			NA
DDR1_VREFAO	L8	ddr1_vref2					Р			NA
DDR1_RETLE	H7	ddr1_retle					Α			NA
DDR1_DQ15	J6	ddr1_dq15					Α			NA
DDR1_DQ14	35	ddr1_dq14					Α			NA
DDR1_DQ13	H4	ddr1_dq13					Α			NA
DDR1_DQ12	H5	ddr1_dq12					Α			NA
DDR1_DQS1	G2	ddr1_dqs1					Α			NA
DDR1_DQS1N	G1	ddr1_dqsn1					Α			NA
DDR1_DQ11	F3	ddr1_dq11					Α			NA
DDR1_DQ10	C1	ddr1_dq10					Α			NA
DDR1_DQ9	E1	ddr1_dq9					Α			NA
DDR1_DQ8	E2	ddr1_dq8					Α			NA
DDR1_DM1	G5	ddr1_dm1					Α			NA
DDR1_VREF	M8	ddr1_vref3					Р			NA
DDR1_DQ31	H6	ddr1_dq31					Α			NA
DDR1_DQ30	C2	ddr1_dq30					Α			NA
DDR1_DQ29	F5	ddr1_dq29					Α			NA
DDR1_DQ28	E3	ddr1_dq28					Α			NA
DDR1_DQS3	D2	ddr1_dqs3					Α			NA
DDR1_DQS3N	D1	ddr1_dqsn3					Α			NA
DDR1_DQ27	G6	ddr1_dq27					Α			NA
DDR1_DQ26	E4	ddr1_dq26					Α			NA
DDR1_DQ25	B2	ddr1_dq25					Α			NA
		1	1	1	1	1		l .	l	



		•	ı	i i	į		
DDR1_DQ24	B1	ddr1_dq24		А		NA	
DDR1_DM3	D3	ddr1_dm3		A		NA	
DDR0_DM3	В3	ddr0_dm3		А		NA	
DDR0_DQ24	A2	ddr0_dq24		А		NA	
DDR0_DQ25	A1	ddr0_dq25		A		NA	
DDR0_DQ26	D5	ddr0_dq26		A		NA	
DDR0_DQ27	E6	ddr0_dq27		A		NA	
DDR0_DQS3N	A4	ddr0_dqsn3		A		NA	1
DDR0_DQS3	B4	ddr0_dqs3		A		NA	
DDR0_DQ28	C5	ddr0_dq28		A		NA	
DDR0_DQ29	F7	ddr0_dq29		A		NA	1
DDR0_DQ30	C4	ddr0_dq30		A		NA	
DDR0_DQ31	E7	ddr0_dq31		A		NA	1
DDR0_VREF	H12	ddr0_vref3		Р		NA	1
DDR0_DM1	F9	ddr0_dm1		А		NA	1
DDR0_DQ8	B5	ddr0_dq8		A		NA	1
DDR0_DQ9	A5	ddr0_dq9		A		NA	DDR0
DDR0_DQ10	A3	ddr0_dq10		A		NA	
DDR0_DQ11	C6	ddr0_dq11		A		NA	1
DDR0_DQS1N	A7	ddr0_dqsn1		А		NA	
DDR0_DQS1	B7	ddr0_dqs1		А		NA	1
DDR0_DQ12	E8	ddr0_dq12		А		NA	
DDR0_DQ13	A6	ddr0_dq13		А		NA	
DDR0_DQ14	B6	ddr0_dq14		A		NA	
DDR0_DQ15	F8	ddr0_dq15		A		NA	1
DDR0_RETLE	G8	ddr0_retle		А		NA	
DDR0_VREFAO	H11	ddr0_verf2		Р		NA	
DDR0_RESET	E9	ddr0_reset		А		NA	
DDR0_CKE0	C9	ddr0_cke0		А		NA	
DDR0_CKE1	C8	ddr0_cke1		А		NA	
DDR0_CS0N	B8	ddr0_csn0		A		NA	1

Rackchip
瑞芯微电子

DDR0_CS1N	F11	ddr0_csn1	1		Α		NA
DDR0_WEN	B9	ddr0_wen			Α		NA
DDR0_CASN	A8	ddr0_casn			Α		NA
DDR0_RASN	D11	ddr0_rasn			Α		NA
DDR0_BA0	D8	ddr0_ba0			Α		NA
DDR0_BA1	A9	ddr0_ba1			Α		NA
DDR0_BA2	E11	ddr0_ba2			Α		NA
DDR0_A0	B10	ddr0_a0			Α		NA
DDR0_A1	C11	ddr0_a1			Α		NA
DDR0_A2	A10	ddr0_a2			Α		NA
DDR0_A3	E12	ddr0_a3			Α		NA
DDR0_A4	F12	ddr0_a4			Α		NA
DDR0_CKN	A11	ddr0_ckn			Α		NA
DDR0_CK	B11	ddr0_ck			Α		NA
DDR0_A5	B12	ddr0_a5			Α		NA
DDR0_A6	C12	ddr0_a6			Α		NA
DDR0_A7	A12	ddr0_a7			Α		NA
DDR0_A8	B13	ddr0_a8			Α		NA
DDR0_A9	A14	ddr0_a9			Α		NA
DDR0_A10	A13	ddr0_a10			Α		NA
DDR0_A11	D14	ddr0_a11			Α		NA
DDR0_A12	F14	ddr0_a12			Α		NA
DDR0_A13	C14	ddr0_a13			Α		NA
DDR0_A14	B14	ddr0_a14			Α		NA
DDR0_VREF	H12	ddr0_vref1			Р		NA
DDR0_A15	C15	ddr0_a15			Α		NA
DDR0_ODT0	E14	ddr0_odt0		 	Α		NA
DDR0_ODT1	E15	ddr0_odt1			Α		NA
DDR0_DT00	H17	ddr0_dto0			Α		NA
DDR0_DT01	H15	ddr0_dto1			Α		NA
DDR0_ATO	G12	ddr0_ato			Α		NA



				_			
DDR0_PZQ	G17	ddr0_pzq			Α	NA	
DDR0_DM2	A15	ddr0_dm2			Α	NA	
DDR0_DQ16	B15	ddr0_dq16			Α	NA	
DDR0_DQ17	A16	ddr0_dq17			Α	NA	
DDR0_DQ18	F15	ddr0_dq18			Α	NA	1
DDR0_DQ19	B16	ddr0_dq19			Α	NA	1
DDR0_DQS2N	A17	ddr0_dqsn2			Α	NA	1
DDR0_DQS2	B17	ddr0_dqs2			Α	NA	
DDR0_DQ20	D17	ddr0_dq20			Α	NA	1
DDR0_DQ21	B18	ddr0_dq21			Α	NA	1
DDR0_DQ22	C17	ddr0_dq22			Α	NA	
DDR0_DQ23	A18	ddr0_dq23			Α	NA	1
DDR0_VREF	H12	ddr0_vref0			Р	NA	1
DDR0_DM0	E17	ddr0_dm0			Α	NA	
DDR0_DQ0	B19	ddr0_dq0			Α	NA	1
DDR0_DQ1	C18	ddr0_dq1			Α	NA	1
DDR0_DQ2	F17	ddr0_dq2			Α	NA	
DDR0_DQ3	F18	ddr0_dq3			Α	NA	1
DDR0_DQ4	A19	ddr0_dq4			Α	NA	
DDR0_DQS0N	B20	ddr0_dqsn0			Α	NA	
DDR0_DQS0	A20	ddr0_dqs0			Α	NA	1
DDR0_DQ5	E18	ddr0_dq5			Α	NA	
DDR0_DQ6	C20	ddr0_dq6			Α	NA	
DDR0_DQ7	D20	ddr0_dq7			Α	NA	1
USBHOST2_DP	B22	usbhost1_dp			Α	NA	
USBHOST2_DM	A22	usbhost1_dm			Α	NA	USBHOST 1
USBHOST2_TXRTUNE	C21	usbhost1_txrtune			Α	NA	
USBHOST1_DP	B23	usbhost1_dp			Α	NA	
USBHOST1_DM	A23	usbhost1_dm			Α	NA	USBHOST 0
USBHOST1_TXRTUNE	C23	usbhost1_txrtune			Α	NA] [
USBOTG_ID	C25	usbotg_id			Α	NA	USBOTG



USBOTG_VBUS	D23	usbotg_vbus			Α		NA	
USBOTG_DP	B26	usbotg_dp			Α		NA	
USBOTG_DM	A26	usbotg_dm			Α		NA	
USBOTG_TXRTUNE	D21	usbotg_txrtune			Α		NA	
HSIC_STROBE	B27	hsic_strobe			Α		NA	HSIC
HSIC_DAT A	A27	hsic_data			Α		NA	11310

Notes:

^{*}Pad types : I = input , O = output , I/O = input/output (bidirectional) ,

AP = Analog Power , AG = Analog Ground

DP = Digital Power , DG = Digital Ground

A = Analog

[®] Output Drive strength is configurable, it's the suggested value in this table. Unit is mA, only Digital IO have drive value

[®] Reset state: I = input without any pull resistor O = output

[®]:It is die location. For examples, "Left side" means that all the related IOs are always in left side of die

⁶ Power supply means that all the related IOs are in this IO power domain. If multiple powers are included, they are connected together in one IO power ring

[®] The pull up/pull down is configurable.



2.3 IO pin name descriptions

This sub-chapter will focus on the detailed function description of every pins based on different interface.

Table 2-2 RK3288 IO function description list

Interface	Pin Name	Direction	Description
	XIN24M	I	Clock input of 24MHz crystal
	ХОՄТ24М	0	Clock output of 24MHz crystal
	CLK32K	I	Clock input of 32.768KHz
	NPOR	I	Chip hardware reset
	SECURITYSEL	I	Security solution selection
	clk_27m	I	External 27MHz clock input
Misc	global_pwroff	0	Request signal to external PMIC for power down CPU subsystem with qual-core Cortex-A12 or power down SoC Core logic w/o Cortex-A12 subsystem and PMU logic
	ddrio_pwroff	0	Request signal to external PMIC for power down DDR IO
	ddrio0_reten	0	DDR0 IO retention control
	ddrio1_reten	O	DDR1 IO retention control
	tsadc_int	0	TSADC trigger to shut down chip

Interface	Pin Name	Direction	Description
	jtag_trstn	I	JTAG interface reset input
	ita a tali	T	JTAG interface clock input/SWD interface clock
	jtag_tck	1	input
	jtag_tdi	I	JTAG interface TDI input
	jtag_tms	I/O	JTAG interface TMS input/SWD interface data out
	jtag_tdo	0	JTAG interface TDO output

Interface	Pin Name	Direction	Description
	trace_clk	0	Cortex-A12 ETM trace port clk
ETM Trace	trace_ctl	0	Cortex-A12 ETM trace port control
	trace_data $i(i=0\sim15)$	0	Cortex-A12 ETM trace port data

Interface	Pin Name	Direction	Description
SD/MMC	sdmmc0_clkout	0	sdmmc card clock.
Host	sdmmc0_cmd	I/O	sdmmc card command output and reponse input.



Controller	sdmmc0_data i (i =0~3)	I/O	sdmmc card data input and output.
	sdmmc0_detect_n	I	sdmmc card detect signal, a 0 represents
			presence of card.

Interface	Pin Name	Direction	Description
	sdiox_clkout(x=0,1)	0	sdio card clock.
	$sdiox_cmd(x=0,1)$	I/O	sdio card command output and reponse input.
	sdiox_data <i>i</i>	1/0	edia card data input and output
	(i=0~~3)~(x=0,1)	I/O	sdio card data input and output.
SDIO Host	sdiox detectn(x=0,1)	т	sdio card detect signal, a 0 represents presence
Controller	sulox_detectif(x =0,1)	1	of card.
(2 channel)	sdiox wrprt(x=0,1)	т	sdio card write protect signal, a 1 represents
,	3010X_W1 pt ((X = 0,1)	1	write is protected.
	sdiox_pwren(x=0,1)	0	sdio card power-enable control signal
	sdiox_intn(x=0,1)	0	sdio card interrupt indication
	sdiox_bkpwr(x=0,1)	0	the back-end power supply for embedded device

Interface	Pin Name	Direction	Description
	emmc_clkout	0	emmc card clock.
	emmc_cmd	I/O	emmc card command output and reponse input.
eMMC Interface	emmc_data <i>i</i> (<i>i</i> =0~7)	I/O	emmc card data input and output.
	emmc_pwren	0	emmc card power-enable control signal
	emmc_rstnout	0	emmc card reset signal

Interface	Pin Name	Direction	Description
	$DDRx_CK(x=0,1)$	0	Active-high clock signal to the memory device.
	$DDRx_CK_N(x=0,1)$	0	Active-low clock signal to the memory device.
	DDRx_CKE <i>i</i> (<i>i</i> =0,1)	0	Active-high clock enable signal to the memory
	(x=0,1)	O	device for two chip select.
·	DDRx_CSNi (i=0,1)	0	Active-low chip select signal to the memory
DMC	(x=0,1)	O	device. AThere are two chip select.
(2 channel)	DDRx_RASN(x=0,1)	0	Active-low row address strobe to the memory
(2 Chainlei)			device.
	DDRx_CASN(x=0,1)	0	Active-low column address strobe to the memory
			device.
	DDRx_WEN(x=0,1)	0	Active-low write enable strobe to the memory
			device.
	DDRx_BA[2:0]	0	Bank address signal to the memory device.

	(x=0,1)		
	DDRx_ADDR[15:0]	0	Add as a six all a line as a six all a line
	(x=0,1)	O	Address signal to the memory device.
	DDRx_DQ[31:0]	I/O	Bidirectional data line to the memory device.
	(x=0,1)	1/0	Bidirectional data line to the memory device.
	DDRx_DQS[3:0]	I/O	Active-high bidirectional data strobes to the
	(x=0,1)	1/0	memory device.
	DDRx_DQS_B[3:0]	I/O	Active-low bidirectional data strobes to the
	(x=0,1)	1/0	memory device.
	DDRx_DM[3:0]	0	Active-low data mask signal to the memory
	(x=0,1)		device.
	DDRx_ODT <i>i</i> (<i>i</i> =0,1)	0	On-Die Termination output signal for two chip
	(x=0,1)	0	select.
	$DDRx_RETEN(x=0,1)$	I	Active-low retention latch enable input
	DDR x _RESET($x=0,1$)	0	DDR3 reset signal to the memory device
	DDRx_VREFi	I/O	Reference Voltage input for three regions of DDR
	(i=0,1,2,3) $(x=0,1)$	1/0	10
	DDRx PZQ($x=0,1$)	x=0,1) I/O	ZQ calibration pad which connects 240ohm $\pm 1\%$
			resistor

Interface	Pin Name	Direction	Description
	$flashx_wp(x=0,1)$	0	Flash write-protected signal
	$flashx_ale(x=0,1)$	0	Flash address latch enable signal
	$flashx_cle(x=0,1)$	0	Flash command latch enable signal
	$flashx_wrn(x=0,1)$	0	Flash write enable and clock signal
NandC	$flashx_rdn(x=0,1)$	0	Flash read enable and write/read signal
NandC (2 channel)	flashx_datai(i=0~7)	1/0	
(2 Chamber)	(x=0,1)	I/O	Flash data inputs/outputs signal
	$flashx_dqs(x=0,1)$	I/O	Flash data strobe signal
	$flashx_rdy(x=0,1)$	I	Flash ready/busy signal
	$flashx_csni(i=0~7)$	0	Flash chip enable signal for chip i, i=0~7
	(x=0,1)	U	riasti criip eriable signal for criip i, i=0~7

Interface	Pin Name	Direction	Description
	hsadc_clkout	0	hsadc output clock
	hsadc_data <i>i</i>	т	heade(i=00)/tei(i=07)/gps_data(i=0.1)
LICADO	(<i>i</i> =0~9)	1	hsadc(i=0 \sim 9)/tsi(i=0 \sim 7)/gps data(i=0,1)
HSADC Interface	hsadc_sync	I	ts synchronizer signal
	hsadc_valid	I	ts valid signal
	hsadc_fail	I	ts fail signal
	gps_clk	I	hsadc/tsi/gps reference clock

Interface	Pin Name	Direction	Description
	ts0_clk	0	TSI reference clock
	ts0_data <i>i</i>	T	TCI data(i=07)
TSP	(<i>i</i> =0~7)	1	TSI data(i=0~7)
Interface	ts0_sync	I	TSI synchronizer signal
	ts0_valid	I	TSI valid signal
	ts0_err	I	TSI fail signal

Interface	Pin Name	Direction	Description
	i2s_clk	0	I2S/PCM1 clock source
	i2s_sclk	I/O	I2S/PCM1 serial clock
I2S/PCM	i2s_lrckrx	I/O	I2S/PCM1 left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
Controller	i2s_sdi	I	I2S/PCM1 serial data input
	i2s_sdo <i>i</i> (<i>i</i> =0~9)	0	I2S/PCM1 serial data ouput
	i2s_lrcktx	I/O	I2S/PCM1 left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode

Interface	Pin Name	Direction	Description
SPDIF			
transmitter	spdif_tx	0	spdif biphase data ouput

Interface	Pin Name	Direction	Description
	$spix_clk(x=0,2)$	I/O	spi serial clock
SPI	$spix_csny$ (x=0,2)(y=0,1)	I/O	spi chip select signal,low active
Controller	$spix_txd(x=0,2)$	0	spi serial data output
	spix_rxd(x=0,2)	I	spi serial data input

Interface	Pin Name	Direction	Description
	lada0 dalla		LCDC RGB interface display clock out, MCU i80
	lcdc0_dclk	0	interface RS signal
	lode0 vevne	0	LCDC RGB interface vertical sync pulse, MCU i80
LCDC	lcdc0_vsync	0	interface CSN signal
LEDC	lede0 havne	0	LCDC RGB interface horizontal sync pulse, MCU
	lcdc0_hsync	U	i80 interface WEN signal
	lcdc0_den	0	LCDC RGB interface data enable, MCU i80
			interface REN signal



lcdc0_data <i>i</i> (<i>i</i> =0~23)	I/O	LCDC data output/input
vop0_pwm	0	VOP_BIG CABAC PWM control signal
vop1_pwm	0	VOP_LIT CABAC PWM control signal

Interface	Pin Name	Direction	Description
	cif_clkin	I	Camera0 interface input pixel clock
	cif_clkout	0	Camera0 interface output work clock
Camera IF	cif_vsync	I	Camera0 interface vertical sync signal
	cif_href	I	Camera0 interface horizontial sync signal
	cif_data <i>i</i> (<i>i</i> =0~11)	I	Camera0 interface input pixel data

Interface	Pin Name	Direction	Description
PWM	pwm3	0	Pulse Width Modulation output
	pwm2	0	Pulse Width Modulation output
	pwm1	0	Pulse Width Modulation output
	pwm0	0	Pulse Width Modulation output

Interface	Pin Name	Direction	Description
	gps_rfdk	I	GPS reference clock
GPS	gps_sig	I	GPS SIG input
	gps_mag	I	GPS MAG input

Interface	Pin Name	Direction	Description
	ps2_clk	N/A	P2S clock signal
PS2	ps2_data	N/A	P2S data signal


Interface	Pin Name	Direction	Description
	i2c0pmu_sda	I/O	I2C_PMU data
	i2c0pmu_scl	I/O	I2C_PMU clock
	i2c1sensor_sda	I/O	I2C1_SENSOR data
Y	i2c1sensor_scl	I/O	I2C1_SENSOR clock
	i2c2audio_sda	I/O	I2C2_AUDIO data
130	i2c2audio_scl	I/O	I2C2_AUDIO clock
I2C	i2c3cam_sda	I/O	I2C3_CAM data
	i2c3cam_scl	I/O	I2C3_CAM clock
	i2c4tp_sda	I/O	I2C4_TP data
	i2c4tp_scl	I/O	I2C4_TP clock
	i2c4hdmi_sda	I/O	I2C5_HDMI data
	i2c4hdmi_scl	I/O	I2C5_HDMI clock



Interface	Pin Name	Direction	Description
	uart0bt_sin	I	UART_BT searial data input
	uart0bt_sout	0	UART_BT searial data output
	uart0bt_ctsn	I	UART_BT clear to send
	uart0bt_rtsn	0	UART_BT request to send
	uart1bb_sin	I	UART_BB searial data input
	uart1bb_sout	0	UART_BB searial data output
	uart1bb_ctsn	0	UART_BB clear to send
	uart1bb_rtsn	I	UART_BB request to send
LIADT	uart2dbg_sin	I	UART_DBG searial data input
UART	uart2dbg_sout	0	UART_DBG searial data output
	uart3gps_sin	I	UART_GPS searial data input
	uart3gps_sout	0	UART_GPS searial data output
	uart3gps_ctsn	I	UART_GPS clear to send
	uart3gps_rtsn	0	UART_GPS request to send
	uart4exp_sin	I	UART_EXP searial data input
	uart4exp_sout	0	UART_EXP searial data output
	uart4exp_ctsn	I	UART_EXP clear to send
	uart4exp_rtsn	0	UART_EXP request to send

Interface	Pin Name	Direction	Description
		1.0	RMII REC_CLK output or GMAC external clock
	mac_clk	I/O	input
	mac_txclk	0	RGMII TX clock output
	mac_rxdk	I	RGMII RX clock input
	mac_mdc	0	GMAC management interface clock
	mac_mdio	I/O	GMAC management interface data
GMAC	$mac_txdi(i=0~3)$	0	GMAC TX data
	$\max_{rxd} i(i=0~3)$	I	GMAC RX data
	mac_txen	0	GMAC TX data enable
2	mac_rxdv	I	GMAC RX data valid signal
	mac_rxer	I	GMAC RX error signal
Y	mac_col	I	PHY Collision signal
	mac_crs	I	PHY CRS signal

Interface	Pin Name	Direction	Description
HOST interface	host_din <i>i</i> (<i>i</i> =0~7)	I/O	Host data(8bit for input or output)
	host_dout <i>i</i> (<i>i</i> =0~15)	I/O	Host data(16bit for input or output)
	host_ckinp	I/O	Host differential clock p pin(for input or output)
	host_ckinn	I/O	Host differential clock n pin(for input or output)



Interface	Pin Name	Direction	Description
	OTG_DM	N/A	USB OTG 2.0 Data signal DM
	OTC DIVELVAN	N1 / A	USB OTG 2.0 Transmitter Kelvin Connection to
USB OTG	OTG_RKELVIN	N/A	Resistor Tune Pin
2.0	OTG_DP	N/A	USB OTG 2.0 Data signal DP
	OTG_VBUS	N/A	USB OTG 2.0 5-V power supply pin
	usb_drvvbus	0	USB OTG 2.0 drive VBUS


Interface	Pin Name	Direction	Description
	$HOSTx_DM(x=0,1)$	N/A	USB HOST 2.0 Data signal DM
USB Host 2.0	$HOSTx_RBIAS(x=0,1)$	N/A	135 $Ω$ Reference external resistance
(2 channel)	$HOSTx_DP(x=0,1)$	N/A	USB HOST 2.0 Data signal DP
(= 0)	$HOSTx_VBUS(x=0,1)$	N/A	USB HOST 2.0 5-V power supply pin

Interface	Pin Name	Direction	Description
	HSIC_DATA	N/A	HSIC DATA signal
HSIC	HSIC_STROBE	N/A	HSIC STROBE signal

Interface	Pin Name	Direction	Description
SAR-ADC	SARADC_AIN[i] (i=0~2)	N/A	SAR-ADC input signal for 3 channel

Interface	Pin Name	Direction	Description
eFuse	EFUSE_VDDQ	N/A	eFuse program and sense power

Interface	Pin Name	Direction	Description
	sc_clk	0	Smart card clock output
	sc_rst	0	Smart card reset output
SIM Card	sc_io	IO	Smart card data
SIM Caru	sc_detect	0	Smart card detect input
	sc_vcc18v	0	Smart card 1.8V voltage select
	sv_vcc33v	0	Smart card 3.3V voltage select



Interface	Pin Name	Direction	Description
	LVDS_PADPi(i=0~9)	I/O	LVDS/TTL data lane serial pin
LVDC	LVDS_PADNi(i=0~9)	I/O	LVDS/TTL data lane serial pin
LVDS	LVDS_CLKPi(i=0~1)	I/O	LVDS clock lane/TTL data lane serial pin
	LVDS_CLKNi(i=0~1)	I/O	LVDS clock lane/TTL data lane serial pin

Interface	Pin Name	Direction	Description	
	EDP_TX i P(i =0~3)	0	eDP data lane positive output	
	EDP_TXiN(i=0~3)	0	eDP data lane negative output	
	EDP_DC_TP	0	eDP PHY DC test point	
	EDP_AUXP	I/O	eDP CH-AUX positive differential output	
	EDP_AUXN	I/O	eDP CH-AUX negative differential output	
eDP	EDP_R_BIAS	I	Let it floating	
	EDP_OSC_CLK_24M	I	24MHz input reference clock	
	edp_hotplug	I	eDP external hot plug signal	
	edphdmi_cecinout	I/O	eDP HDMI CEC bus	
	edphdmii2c_sda	I/O	eDP HDMI I2C data	
	edphdmii2c_sd	I/O	eDP HDMI I2C clock	

Interface	Pin Name	Direction	Description
	HDMI TMDSDATAN <i>i</i> (<i>i</i> =0~2)	0	HDMI negative TMDS differential line
12	TIDMI_TMD3DATAN/(I=0~2)	0	driver data output
	HDMI TMDSDATAPi(i=0~2)	0	HDMI positive TMDS differential line driver
,	TIDINI_TINDSDATAFI(I=0*2)	0	data output
	HDMI_TMDSCLKN	0	HDMI negative TMDS differential line
HDMI		O	driver clock output
HDMI	HDMI TMDSCLKP	0	HDMI positive TMDS differential line driver
	HDMI_IMD3CLKP	0	clock output
	HDMI_RESREF	I/O	HDMI reference resistor connection
	HDMI_HPD	I/O	HDMI hot plug detect signal
	HDMI DDCCEC	1/0	HDMI ground reference for the hot plug
	TIDMI_DDCCLC	I/O	detect signal


Interface	Pin Name	Direction	Description
	MIDL TVDV DATANIC 0 2)	1/0	MIPI TXRX negative differential data line
	MIPI_TXRX_DATANi(i=0~3)	I/O	transceiver output
	MIDI TVDV DATAD://: 0 2)	1/0	MIPI TXRX positive differential data line
	MIPI_TXRX_DATAP $i(i=0\sim3)$	I/O	transceiver output
	MIPI_TXRX_CLKP	I/O	MIPI TXRX positive differential clock line
	MIFI_IXKX_CLKF	1/0	transceiver output
	MIDI TVDV CUVN	1/0	MIPI TXRX negative differential clock line
	MIPI_TXRX_CLKN	I/O	transceiver output
	MIPI_TXRX_REXT	I/O	MIPI TXRX external resistor connection
	MIPI TX0 DATANi(i=0~3)	I/O	MIPI TX0 negative differential data line
	MIFI_IXU_DATANI(I=0~3)	1/0	transceiver output
	MIPI_TX0_DATAP <i>i</i> (<i>i</i> =0~3)	I/O	MIPI TX0 positive differential data line
			transceiver output
MIPI	MIPI TX0 CLKP	I/O	MIPI TX0 positive differential clock line
	MITI_IXO_CUX		transceiver output
	MIPI TX0 CLKN	I/O	MIPI TX0 negative differential clock line
	MITI_IXO_CHAV	1,0	transceiver output
	MIPI_TX0_REXT	I/O	MIPI TX0 external resistor connection
	MIPI_RX0_DATANi(i=0~3)	I/O	MIPI RX0 negative differential data line
		1,0	transceiver output
	MIPI_RX0_DATAP $i(i=0\sim3)$	I/O	MIPI RX0 positive differential data line
	11211_1000_5/(//11/(//0/5)	1,0	transceiver output
	MIPI RXO CLKP	I/O	MIPI RX0 positive differential clock line
	11211_1010_0211	1,0	transceiver output
	MIPI_RX0_CLKN	I/O	MIPI RX0 negative differential clock line
	1.2.12,000_0201	1/0	transceiver output
	MIPI_RX0_REXT	I/O	MIPI RX0 external resistor connection

2.4 RK3288 IO Type

The following list shows IO type except DDR IO and all of Power/Ground IO.

Table 2-3 RK3288 IO Type List

Туре	Diagram	Description	Pin Name
А		Analog IO Cell with IO voltage	EFUSE_VQPS
В		Dedicated Power supply to Internal Macro with IO voltage	SARADC_AIN[2:0]



Chapter 3 Package information

RK3288 package is FCBGA636LD

(body: 19mm x 19mm; ball size: 0.35mm; ball pitch: 0.65mm)

3.1 Dimension




Fig. 3-1 RK3288 FCBGA636LD Package Top View






Fig. 3-2 RK3288 FCBGA636LD Package Side View




Fig. 3-3 RK3288 FCBGA636LD Package Bottom View

	Dime	nsion in	mm	Dime	nsion in	inch	
Symbol	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.98	1.18	1.38	0.039	0.046	0.054	
A1	0.20	0.25	0.30	0.008	0.010	0.012	
A2	0.31	0.36	0.41	0.012	0.014	0.016	
С	0.47	0.57	0.67	0.019	0.022	0.026	
D/E	18.90	19.00	19.10	0.744	0.748	0.752	
D1/E1		17.55			0.691		
е		0.65			0.026		
ь	0.30	0.35	0.40	0.012	0.014	0.016	
aaa		0.20		0.008			
ccc		0.25			0.010		
ddd	0.20			0.008			
eee	0.25			0.010			
fff		0.10			0.004		

Fig. 3-4 RK3288 FCBGA636LD Package Dimension



3.2 Ball Map




Fig. 3-5 RK3288 Ball Mapping Diagram

3.3 Ball Pin Number Order

Table 3-1 RK3288 Ball Pin Number Order Information

A1	DDR0_DQ25	B1	DDR1_DQ24
A2	DDR0_DQ24	B2	DDR1_DQ25
A3	DDR0_DQ10	B3	DDR0_DM3
A4	DDR0_DQS3N	B4	DDR0_DQS3
A5	DDR0_DQ9	B5	DDR0_DQ8
A6	DDR0_DQ13	B6	DDR0_DQ14
A7	DDR0_DQS1N	B7	DDR0_DQS1
A8	DDR0_CASN	B8	DDR0_CS0N
A9	DDR0_BA1	B9	DDR0_WEN
A10	DDR0_A2	B10	DDR0_A0
A11	DDR0_CKN	B11	DDR0_CK
A12	DDR0_A7	B12	DDR0_A5
A13	DDR0_A10	B13	DDR0_A8
A14	DDR0_A9	B14	DDR0_A14
A15	DDR0_DM2	B15	DDR0_DQ16
A16	DDR0_DQ17	B16	DDR0_DQ19
A17	DDR0_DQS2N	B17	DDR0_DQS2



-			
E24	NC	F24	SPI2_RXD/SC_RST_T1/GPIO8_B0
E25	I2C1_SCL/SC_CLK/GPIO8_A5	F25	GPIO7_A3
E26	GPIO7_A4	F26	GPIO7_A6
E27	UART3_RX/GPS_MAG/HSADC_D0_T1/GPIO 7_A7	F27	UART3_RTSN/GPIO7_B2
E28	EDP_HOTPLUG/GPIO7_B3	F28	ISP_PRELIGHTTRIG/SPI1_RXD/GPI07_B6
G1	DDR1_DQS1N	H1	DDR1_CASN
G2	DDR1_DQS1	H2	DDR1_CS0N
G3	NC -	H3	DDR1_CKE1
G4	NC	H4	DDR1_DQ13
G5	DDR1 DM1	H5	DDR1_DQ12
G6	DDR1 DQ27	H6	DDR1_DQ31
G7	NC	H7	DDR1 RETLE
G8	DDR0_RETLE	H8	NC
G9	NC	H9	DDR0_VDD
G10	NC	H10	NC
G11	NC	H11	DDR0_VREFAO
G12	DDR0 ATO	H12	DDR0_VREF
G13	NC	H13	NC
G14	NC	H14	DDR0_VDDAO
G15	NC	H15	DDR0_DTO1
G16	NC	H16	NC
G17	DDR0 PZQ	H17	DDR0_DTO0
G17	USB_AVDD_1V0	H18	USB_AVSS
G18	OSB_AVDD_1V0	H19	NC
	1.10	_	No.
G20	BS_JTAG_TMS	H20	HSIC_AVDD_1V2 NC
G21	GPIO8_A2/SC_DET	H21	
G22	NC	H22	PWM0/GPIO7_A0
G23	PWM1/GPIO7_A1	H23	UART3_CTSN/GPS_RFCLK/GPS_CLK_T1/GPI O7_B1
G24	GPIO7_A5	H24	"ISP_FLASHTRIGOUT/SPI1_CSN0/GPI07_B5
G25	NC	H25	12 C4_SDA/GPIO7_C1
G26	NC	H26	I2C5_SDA/EDPHDMI_I2C_SDA/GPIO7_C3
G27	ISP_SHUTTERTRIG/SPI1_TXD/GPI07_B7	H27	GPIO7_C5
G27 G28	ISP_SHUTTERTRIG/SPI1_TXD/GPI07_B7 ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI 07_C0	H27 H28	GPIO7_C5 UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7
	ISP FLASHTRIGIN/EDPHDMI CEC T1/GPI		UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI
G28	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN	H28	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7
G28 J1	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1	H28	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2
G28 J1 J2	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN	H28 K1 K2	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1
G28 J1 J2 J3	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI 07_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N	H28 K1 K2 K3	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC
G28 J1 J2 J3 J4	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS	H28 K1 K2 K3 K4	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC
G28 J1 J2 J3 J4 J5	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14	H28 K1 K2 K3 K4 K5	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC
G28 J1 J2 J3 J4 J5 J6	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15	H28 K1 K2 K3 K4 K5 K6	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC
G28 J1 J2 J3 J4 J5 J6 J7	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS	H28 K1 K2 K3 K4 K5 K6 K7	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC
G28 J1 J2 J3 J4 J5 J6 J7 J8	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD	H28 K1 K2 K3 K4 K5 K6 K7 K8	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC NC NC NC N
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC NC NC NC N
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC NC NC VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD NC	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC VS VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VC VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC VSS VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC DDR0_VDD NC DDR0_VDD NC DDR0_VDD NC	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC VSS VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC DDR0_VDD NC VSS	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC VSS VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS VSS NC	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC VSS VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS NC APIO2_VDD UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS VC APIO2_VDD UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7_B0	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 K21	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS NC APIO2_VDD UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7_B0 ISP_SHUTTEREN/SPI1_CLK/GPIO7_B4	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 K21	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22 J23	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS NC APIO2_VDD UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7_B0 ISP_SHUTTEREN/SPI1_CLK/GPIO7_B4 I2C4_SCL/GPIO7_C2	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 K21 K22 K23	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22 J23 J24	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS VSS NC APIO2_VDD UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7_B0 ISP_SHUTTEREN/SPI1_CLK/GPIO7_B4 I2C4_SCL/GPIO7_C2 I2C5_SCL/EDPHDMI_I2C_SCL/GPIO7_C4	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 K21 K22 K23 K24	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VSS VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22 J23 J24 J25	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VC APIO2_VDD UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7 _B0 ISP_SHUTTEREN/SPI1_CLK/GPIO7_B4 I2C4_SCL/GPIO7_C2 I2C5_SCL/EDPHDMI_I2C_SCL/GPIO7_C4 UART2_RX/IR_RX/PWM2/GPIO7_C6	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 K21 K22 K23 K24 K25	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC NC VSS VSS
G28 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22 J23 J24	ISP_FLASHTRIGIN/EDPHDMI_CEC_T1/GPI O7_C0 DDR1_BA1 DDR1_WEN DDR1_CS1N VSS DDR1_DQ14 DDR1_DQ15 NC DDR1_VDD VSS NC DDR0_VDD DDR0_VDD DDR0_VDD DDR0_VDD NC VSS VSS VSS VSS NC APIO2_VDD UART3_TX/GPS_SIG/HSADC_D1_T1/GPIO7_B0 ISP_SHUTTEREN/SPI1_CLK/GPIO7_B4 I2C4_SCL/GPIO7_C2 I2C5_SCL/EDPHDMI_I2C_SCL/GPIO7_C4	H28 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 K21 K22 K23 K24	UART2_TX/IR_TX/PWM3/EDPHDMI_CEC/GPI O7_C7 DDR1_A2 DDR1_A1 NC NC NC NC NC NC VSS VSS VSS



DDR OKN	J28	PMUGPIO0 A0/GLOBAL PWROFF	K28	PMUGPIO0_A4
DORI_CK				
13				
14				
15				
16				
17				
B				
L10				
L10				
L11				
L12				
113				
L14				
L15				
L16				
L17	L15	VSS	M15	GPU_VDD
L18	L16		M16	GPU_VDD
L19	L17	GPU_VDD	M17	GPU_VDD
L20	L18	GPU_VDD	M18	GPU_VDD
L20				_
L21			M20	_
L23				
L23				
L24				
L25	_		_	
L26		_		
L27				
L28				
NI				
N2 DDR1_A10 P2 DDR1_A13 N3 NC P3 DDR1_A13 N4 NC P4 DDR1_A11 N5 NC P5 DDR1_ODTO N6 NC P6 DDR1_A12 N7 NC P7 NC N8 NC P8 DDR1_VDDAO N9 NC P9 DDR1_VDD N10 VSS P10 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N14 VSS P15 VSS N14 VSS P16 VSS N17 GPU_VDD P16 VSS N17 GPU_VDD P18 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P18 VSS N20 <t< td=""><td>_</td><td></td><td>-</td><td>_</td></t<>	_		-	_
N3 NC P3 DDR1_A13 N4 NC P4 DDR1_A11 N5 NC P5 DDR1_ODTO N6 NC P6 DDR1_A12 N7 NC P7 NC N8 NC P8 DDR1_VDDAO N9 NC P9 DDR1_VDDAO N9 NC P9 DDR1_VDDAO N10 VSS P10 VSS N11 VSS P11 VSS N11 VSS P11 VSS N11 VSS P13 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P18 VSS N20 NC P20 PUMIO_VDD N21 NC<				_
N4 NC P4 DDR1_A11 N5 NC P5 DDR1_ODT0 N6 NC P6 DDR1_A12 N7 NC P7 NC N8 NC P8 DDR1_VDDAO N9 NC P9 DDR1_VDD N10 VSS P10 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N20 NC P20 PUMIO_VDD N21 NC P20 PUMIO_VDD N22 NC P21 ADC_IN1 N22 NC P22 IZC3_SCL/GPIO2_CO N23 <td>NO I</td> <td>I DDP1 A10</td> <td></td> <td></td>	NO I	I DDP1 A10		
N6 NC P5 DDR1_ODT0 N6 NC P6 DDR1_A12 N7 NC P7 NC N8 NC P8 DDR1_VDDAO N9 NC P9 DDR1_VDD N10 VSS P10 VSS N11 VSS P11 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P18 VSS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 2C3_SCL/GPIO2_CO N23				
N6 NC P6 DDR1_A12 N7 NC P7 NC N8 NC P8 DDR1_VDDAO N9 NC P9 DDR1_VDD N10 VSS P10 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 <td< td=""><td>N3</td><td>NC NC</td><td>P3</td><td>DDR1_A13</td></td<>	N3	NC NC	P3	DDR1_A13
N7 NC P7 NC N8 NC P8 DDR1_VDDAO N9 NC P9 DDR1_VDD N10 VSS P10 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P16 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P18 VSS N19 GPU_VDD P18 VSS N20 NC P20 PUMIO_VDD N21 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2G3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24	N3 N4	NC NC	P3 P4	DDR1_A13 DDR1_A11
N8 NC P8 DDR1_VDDAO N9 NC P9 DDR1_VDD N10 VSS P10 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK3ZK N26 NC P26 VSS <	N3 N4 N5	NC NC	P3 P4 P5	DDR1_A13 DDR1_A11 DDR1_ODT0
NS NC P9 DDRT_VDD N10 VSS P10 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_C0 N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS	N3 N4 N5 N6	NC NC NC	P3 P4 P5 P6	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12
N10 VSS P10 VSS N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P16 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P18 VSS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N21 NC P21 ADC_IN1 N22 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS <td< td=""><td>N3 N4 N5 N6</td><td>NC NC NC</td><td>P3 P4 P5 P6</td><td>DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC</td></td<>	N3 N4 N5 N6	NC NC NC	P3 P4 P5 P6	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC
N11 VSS P11 VSS N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P18 VSS N20 NC P20 PUMIO_VDD N21 NC P20 PUMIO_VDD N21 NC P21 ADC_INI N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_INI N24 NC P24 ADC_INIO N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS	N3 N4 N5 N6 N7	NC NC NC NC	P3 P4 P5 P6 P7	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC
N12 LOGIC_VDD P12 LOGIC_VDD N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P21 ADC_IN1 N22 NC P22 2C3_SCL/GPIO2_CO N23 NC P22 2C3_SCL/GPIO2_CO N23 NC P24 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVDS_N N28 OSC_XO P28 PLL_AVDD_1VO <td>N3 N4 N5 N6 N7 N8</td> <td>NC NC NC NC NC NC NC NC NC NC NC NC NC N</td> <td>P3 P4 P5 P6 P7 P8</td> <td>DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO</td>	N3 N4 N5 N6 N7 N8	NC NC NC NC NC NC NC NC NC NC NC NC NC N	P3 P4 P5 P6 P7 P8	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO
N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_INI N22 NC P21 ADC_INI N22 NC P22 I2C3_SCI/GPIO2_CO N23 NC P23 ADC_INI N24 NC P24 ADC_INO N25 NC P24 ADC_INO N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1VO R1 DDR1_DD11 T2 DDR1_DQ16	N3 N4 N5 N6 N7 N8 N9	NC NC NC NC NC NC NC NC NC NC	P3 P4 P5 P6 P7 P8 P9	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD
N13 VSS P13 VSS N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_INI N22 NC P21 ADC_INI N22 NC P22 I2C3_SCI/GPIO2_CO N23 NC P23 ADC_INI N24 NC P24 ADC_INO N25 NC P24 ADC_INO N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1VO R1 DDR1_DD11 T2 DDR1_DQ16	N3 N4 N5 N6 N7 N8 N9 N10	NC NC NC NC NC NC VSS	P3 P4 P5 P6 P7 P8 P9 P10	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS
N14 VSS P14 VSS N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_INI N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_INI N24 NC P24 ADC_INI N25 NC P24 ADC_INI N25 NC P24 ADC_INI N25 NC P25 CLK32K N26 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVDD_1VO R1 DDR1_A15 T1 DDR1_DQ18	N3 N4 N5 N6 N7 N8 N9 N10 N11	NC NC NC NC NC NC VSS VSS	P3 P4 P5 P6 P7 P8 P9 P10 P11	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS
N15 VSS P15 VSS N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_DDV2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC <	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12	NC NC NC NC NC NC VSS VSS LOGIC_VDD	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD
N16 GPU_VDD P16 VSS N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13	NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS
N17 GPU_VDD P17 VSS N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14	NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS
N18 GPU_VDD P18 VSS N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15	NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS VSS	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15	DDR1_A13
N19 GPU_VDD P19 EFUSE_VQPS N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 !2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1VO R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16	NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
N20 NC P20 PUMIO_VDD N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_C0 N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1VO R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17	NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS GPU_VDD GPU_VDD	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS VSS VSS
N21 NC P21 ADC_IN1 N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1VO R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17	NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18	DDR1_A13
N22 NC P22 I2C3_SCL/GPIO2_CO N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19	NC NC NC NC NC NC NC NC NC VSS VSS VSS LOGIC_VDD VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS VSS VSS
N23 NC P23 ADC_IN2 N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20	NC NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD RC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
N24 NC P24 ADC_IN0 N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21	NC NC NC NC NC NC NC NC NC VSS VSS UOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
N25 NC P25 CLK32K N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22	NC NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS PUMIO_VDD ADC_IN1 I2C3_SCL/GPIO2_C0
N26 NC P26 VSS N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23	NC NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS PUMIO_VDD ADC_IN1 I2C3_SCL/GPIO2_C0 ADC_IN2
N27 OSC_XI P27 PLL_AVSS N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24	NC NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS PUMIO_VDD ADC_IN1 I2C3_SCL/GPIO2_C0 ADC_IN2 ADC_IN0
N28 OSC_XO P28 PLL_AVDD_1V0 R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25	NC NC NC NC NC NC VSS VSS VSS VSS VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
R1 DDR1_A15 T1 DDR1_DQ18 R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25	NC NC NC NC NC NC VSS VSS VSS VSS VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD MC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25 N26	NC NC NC NC NC NC VSS VSS VSS VSS VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD MC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
R2 DDR1_ODT1 T2 DDR1_DQ16 R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25 N26 N27	NC NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC NC NC NC NC NC NC NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
R3 DDR1_DM2 T3 NC R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25 N26 N27 N28	NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC NC NC NC NC NC NC NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
R4 VSS T4 NC R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25 N26 N27 N28 R1	NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC NC NC NC NC NC NC NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 T1	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
R5 DDR1_DQ19 T5 NC	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25 N26 N27 N28 R1 R2	NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC NC NC NC NC NC NC NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 T1 T2	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25 N26 N27 N28 R1 R2 R3	NC NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC NC NC NC DC DC DC DC DC DC DC DC DD DC DD DC DD DD	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 T1 T2 T3	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS
END TOURS LIKELY	N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20 N21 N22 N23 N24 N25 N26 N27 N28 R1 R2 R3 R4	NC NC NC NC NC NC NC VSS VSS LOGIC_VDD VSS VSS VSS GPU_VDD GPU_VDD GPU_VDD GPU_VDD NC NC NC NC NC NC NC NC NC NC NC NC NC	P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 T1 T2 T3 T4	DDR1_A13 DDR1_A11 DDR1_ODT0 DDR1_A12 NC DDR1_VDDAO DDR1_VDD VSS VSS LOGIC_VDD VSS VSS VSS VSS VSS VSS VSS

	1		Lina
R7	NC	T7	NC
R8	DDR1_DTO1	T8	NC
R9	DDR1_VDD	T9	NC
R10	VSS	T10	VSS
R11	LOGIC_VDD	T11	LOGIC_VDD
R12	LOGIC_VDD	T12	LOGIC_VDD
R13	VSS	T13	VSS
R14	VSS	T14	CPU_VDD
R15	VSS	T15	VSS
R16	VSS	T16	VSS
R17	VSS	T17	VSS
R18	VSS	T18	VSS
R19	VSS	T19	VSS
R20	ADC_AVDD_1V8	T20	NC
R21	CIF_D11/GPIO2_B7	T21	NC
R22	CIF_CLKOUT/HOST_WKREQ/TS_FAIL/GPIO	T22	NC
	2_B3		
R23	I2C3_SDA/GPIO2_C1	T23	NC
R24	CIF_D10/GPIO2_B6	T24	NC
R25	CIF_VSYNC/HOST_D6/TS_SYNC/GPIO2_B0	T25	NC
R26	CIF_D1/GPIO2_B5	T26	NC
R27	CIF_D0/GPIO2_B4	T27	LCDC0_D0/LVDS_D0P/TRACE_D0
R28	CIF HREF/HOST D7/TS VALID/GPIO2 B1	T28	LCDC0_D1/LVDS_D0N/TRACE_D1
U1	DDR1 DQS2N	V1	DDR1_DQ21
	DDR1_DQS2	V2	DDR1_DQ23
U2			
U3	DDR1_DQ22	V3	DDR1_DQ1
U4	DDR1_DQ20	V4	VSS
U5	DDR1_DM0	V5	DDR1_DQ6
U6	DDR1_DQ3	V6	FLASH1_D1/HOST_D1/MAC_TXD3/SDIO1_D1/ GPIO3_D1
U7	DDR1_PZQ	V7	FLASH1_CSN2/HOST_D15/MAC_TXCLK/SDIO 1_PWREN/GPIO4_B1
U8	DDR1_DTO0	V8	FLASH1_VDD
U9	VSS	V9	VSS
U10	VSS	V10	VSS
U11	LOGIC_VDD	V11	VSS
1140	1.0010.1/DD		
U12	LOGIC_VDD	V12	VSS
_	LOGIC_VDD VSS		
U13	VSS	V13	VSS
U13 U14	VSS CPU_VDD	V13 V14	VSS CPU_VDD
U13 U14 U15	VSS CPU_VDD CPU_VDD	V13 V14 V15	VSS CPU_VDD CPU_VDD
U13 U14 U15 U16	VSS CPU_VDD CPU_VDD CPU_VDD	V13 V14 V15 V16	VSS CPU_VDD CPU_VDD CPU_VDD
U13 U14 U15 U16 U17	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD	V13 V14 V15 V16 V17	VSS
U13 U14 U15 U16 U17 U18	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD	V13 V14 V15 V16 V17 V18	VSS
U13 U14 U15 U16 U17 U18 U19	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD	V13 V14 V15 V16 V17 V18 V19	VSS
U13 U14 U15 U16 U17 U18 U19 U20	VSS	V13 V14 V15 V16 V17 V18 V19 V20	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD LCDC_VDD
U13 U14 U15 U16 U17 U18 U19	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD	V13 V14 V15 V16 V17 V18 V19	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD COS_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3
U13 U14 U15 U16 U17 U18 U19 U20	VSS	V13 V14 V15 V16 V17 V18 V19 V20	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD LCDC_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLK/IN/HOST_WKACK/GPS_CLK/TS_CLK
U13 U14 U15 U16 U17 U18 U19 U20 U21	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5	V13 V14 V15 V16 V17 V18 V19 V20 V21	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CCPU_VDD CCPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CFU_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CFU_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CFU_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKINHOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1P/TRACE_D2	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D4/LVDS_D2P/TRACE_D4
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1P/TRACE_D2 LCDC0_D3/LVDS_D1N/TRACE_D3	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1 P/TRACE_D2 LCDC0_D3/LVDS_D1 N/TRACE_D3 DDR1_DQ4	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D5/LVDS_D2N/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1P/TRACE_D2 LCDC0_D3/LVDS_D1N/TRACE_D3	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1 P/TRACE_D2 LCDC0_D3/LVDS_D1 N/TRACE_D3 DDR1_DQ4	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2 DDR1_DQ5 DDR1_DQ5 DDR1_DQ7
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1 P/TRACE_D2 LCDC0_D3/LVDS_D1 N/TRACE_D3 DDR1_DQ4 DDR1_DQ4 DDR1_DQ0	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1 Y2	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2 DDR1_DQ2 DDR1_DQ5 DDR1_DQ7 FLASH1_D0/HOST_D0/MAC_TXD2/SDIO1_D0/GPIO3_D0
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1 W2 W3	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CFU_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1 P/TRACE_D2 LCDC0_D3/LVDS_D1 N/TRACE_D3 DDR1_DQ4 DDR1_DQ4 DDR1_DQ0 NC	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1 Y2 Y3	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD LCDC_VDD LCDC_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2 DDR1_DQ2 DDR1_DQ5 DDR1_DQ7 FLASH1_D0/HOST_D0/MAC_TXD2/SDIO1_D0/
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1 W2 W3 W4	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1 P/TRACE_D2 LCDC0_D3/LVDS_D1 N/TRACE_D3 DDR1_DQ4 DDR1_DQ4 DDR1_DQ0 NC	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1 Y2 Y3 Y4	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2 DDR1_DQ2 DDR1_DQ5 DDR1_DQ7 FLASH1_D0/HOST_D0/MAC_TXD2/SDIO1_D0/GPIO3_D0 FLASH1_WRN/HOST_D1/MAC_CMD/GPIO4_
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1 W2 W3 W4	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1P/TRACE_D2 LCDC0_D3/LVDS_D1N/TRACE_D3 DDR1_DQ4 DDR1_DQ4 DDR1_DQ0 NC NC	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1 Y2 Y3 Y4 Y5	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2 DDR1_DQ2 DDR1_DQ5 DDR1_DQ7 FLASH1_D0/HOST_D0/MAC_TXD2/SDIO1_D0/GPIO3_D0 FLASH1_WRN/HOST_D11/MAC_CMD/GPIO4_A5 FLASH0_RDN/GPIO3_B2
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1 W2 W3 W4 W5 W6 W7	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1 P/TRACE_D2 LCDC0_D3/LVDS_D1 N/TRACE_D3 DDR1_DQ4 DDR1_DQ4 DDR1_DQ0 NC NC NC NC	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1 Y2 Y3 Y4 Y5 Y6 Y7	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2 DDR1_DQ2 DDR1_DQ2 DDR1_DQ5 DDR1_DQ7 FLASH1_D0/HOST_D0/MAC_TXD2/SDIO1_D0/GPIO3_D0 FLASH1_WRN/HOST_D11/MAC_CMD/GPIO4_A5 FLASH0_RDN/GPIO3_B2 FLASH0_CSN3/EMMC_RSTNOUT/GPIO3_C1
U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 U28 W1 W2 W3 W4 W5	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD DVPIO_VDD CIF_D7/HOST_CKINN/TS_D5/GPIO2_A5 CIF_D6/HOST_CKINP/TS_D4/GPIO2_A4 CIF_D8/HOST_D4/TS_D6/GPIO2_A6 VSS LCDC0_D12/LVDS_D5P/TRACE_D12 LCDC0_D13/LVDS_D5N/TRACE_D13 LCDC0_D2/LVDS_D1P/TRACE_D2 LCDC0_D3/LVDS_D1N/TRACE_D3 DDR1_DQ4 DDR1_DQ4 DDR1_DQ0 NC NC NC	V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 Y1 Y2 Y3 Y4 Y5 Y6	VSS CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CPU_VDD CIF_D5/HOST_D3/TS_D3/GPIO2_A3 CIF_CLKIN/HOST_WKACK/GPS_CLK/TS_CLK OUT/GPIO2_B2 CIF_D9/HOST_D5/TS_D7/GPIO2_A7 LVDS_RBIAS LCDC0_D14/LVDS_D6P/TRACE_D14 LCDC0_D15/LVDS_D6N/TRACE_D15 LCDC0_D4/LVDS_D2P/TRACE_D4 LCDC0_D5/LVDS_D2N/TRACE_D5 DDR1_DQ2 DDR1_DQ2 DDR1_DQ5 DDR1_DQ7 FLASH1_D0/HOST_D0/MAC_TXD2/SDIO1_D0/GPIO3_D0 FLASH1_WRN/HOST_D11/MAC_CMD/GPIO4_A5 FLASH0_RDN/GPIO3_B2

W10	VSS	Y10	NC
W11	VSS	Y11	APIO5_VDD
W12	VSS	Y12	APIO4_VDD
W13	VSS	Y13	NC
W14	VSS	Y14	NC
W15	VSS	Y15	NC
W16	VSS	Y16	NC
W17	VSS	Y17	EDP_AVDD_1V0
W18	VSS	Y18	VSS
W19	VSS	Y19	NC
W20	NC	Y20	VSS
W21	NC	Y21	CIF_D3/HOST_D1/TS_D1/GPIO2_A1
W22	NC	Y22	CIF_D4/HOST_D2/TS_D2/GPIO2_A2
W23	NC	Y23	CIF_D2/HOST_D0/TS_D0/GPIO2_A0
W24	NC	Y24	VSS
W25	NC	Y25	LCDC0_D16/LVDS_D7P/TRACE_CLK
W26	NC .	Y26	LCDC0_D17/LVDS_D7N/TRACE_CTL
W27	LCDC0_D6/LVDS_D3P/TRACE_D6	Y27	LCDC0_D8/LVDS_D4P/TRACE_D8
W28	LCDC0_D7/LVDS_D3N/TRACE_D7	Y28	LCDC0_D9/LVDS_D4NTRACE_D9
			FLASH1_D2/HOST_D2/MAC_RXD2/SDIO1_D2/
AA1	DDR1_DQS0N	AB1	GPIO3_D2
AA2	DDR1_DQS0	AB2	FLASH1_D5/HOST_D5/MAC_TXD1/SDIO1_WR PRT/GPIO3_D5
AA3	FLASH1_D6/HOST_D6/MAC_RXD0/SDIO1_B KPWR/GPIO3_D6	AB3	NC
AA4	FLASH1_D7/HOST_D7/MAC_RXD1/SDIO1_I NTN/GPIO3 D7	AB4	NC
AA5	FLASH1_DQS/HOST_D14/MAC_COL/FLASH 1CSN3/GPIO4_B0	AB5	FLASH1_CSN0/HOST_D12/MAC_RXCLK/SDIO 1_CMD/GPIO4_A6
AA6	FLASH1_CSN1/HOST_D13/MAC_CRS/SDIO 1_CLKOUT/GPIO4_A7	AB6	FLASH0_DQS/EMMC_CLKOUT/GPIO3_C2
AA7	UART1_TX/TS0_D1/GPIO5_B1	AB7	NC
AA8	NC	AB8	TS0_ERR/GPIO5_C3
AA9	TS0_VALID/GPIO5_C1	AB9	SDMMC0_D3/JTAG_TCK/GPIO6_C3
AA10	NC	AB10	NC
AA 11	APIO3_VDD	AB11	UART0_RTSN/GPIO4_C3
AA12	EDP_TP_OUT/SATA_REXT	AB12	UART0_CTSN/GPIO4_C2
AA13	NC	AB11	NC
AA14	NC	AB14	NC
AA15	NC	AB15	NC
AA16	NC	AB16	NC
AA17	EDP_AVDD_1V8	AB17	HDMI_REXT
AA18	HDMI_AVDD_1V0	AB18	HDMI_HPD
AA19	NC	AB19	NO
AA20	LVDS_AVDD_1V0		NC
	LVDO_AVDD_IVO	AB20	NC HDMI_AVDD_1V8
AA21	NC	AB20 AB21	
			HDMI_AVDD_1V8
AA21	NC NC	AB21	HDMLAVDD_1V8 LVDS_AVDD_1V8
AA21 AA22 AA23	NC LCDC0_DEN/GPIO1_D2	AB21 AB22	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC
AA21 AA22 AA23 AA24	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3	AB21 AB22 AB23 AB24	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3
AA21 AA22 AA23 AA24 AA25	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P	AB21 AB22 AB23 AB24 AB25	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPI01_D1 NC
AA21 AA22 AA23 AA24 AA25 AA26	NC	AB21 AB22 AB23 AB24 AB25 AB26	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPI01_D1 NC NC
AA21 AA22 AA23 AA24 AA25 AA26 AA27	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P LCDC0_D19/LVDS_D8N LCDC0_D10/LVDS_CLK0P/TRACE_D10	AB21 AB22 AB23 AB24 AB25 AB26 AB27	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPI01_D1 NC NC LCDC0_D20/LVDS_D9P
AA21 AA22 AA23 AA24 AA25 AA26	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P LCDC0_D19/LVDS_D8N LCDC0_D10/LVDS_CLK0P/TRACE_D10 LCDC0_D11/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D	AB21 AB22 AB23 AB24 AB25 AB26	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPI01_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDI01_DE
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P LCDC0_D19/LVDS_CLK0P/TRACE_D10 LCDC0_D11/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4 FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AC1	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P LCDC0_D19/LVDS_CLK0P/TRACE_D10 LCDC0_D10/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F LASH0_CSN4/GPIO4_A1 FLASH1_RDY/HOST_CKOUTP/MAC_MDC/G	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AD1	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AC1	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P LCDC0_D19/LVDS_D8N LCDC0_D10/LVDS_CLK0P/TRACE_D10 LCDC0_D11/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F LASH0_CSN4/GPIO4_A1	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AD1 AD2	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4 FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0 _CSN7/GPIO4_A4
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AC1 AC2	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P LCDC0_D19/LVDS_CLK0P/TRACE_D10 LCDC0_D10/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F LASH0_CSN4/GPIO4_A1 FLASH1_RDY/HOST_CKOUTP/MAC_MDC/G PIO4_A0	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AD1 AD2 AD3 AD4	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4 FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0 _CSNT/GPIO4_A4 FLASH0_D1/EMMC_D1/GPIO3_A1
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AC1 AC2 AC3	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8 P LCDC0_D19/LVDS_CLK0P/TRACE_D10 LCDC0_D10/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F LASH0_CSN4/GPIO4_A1 FLASH1_RDY/HOST_CKOUTP/MAC_MDC/G PIO4_A0 FLASH0_CSN2/EMMC_CMD/GPIO3_C0	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AD1 AD2	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4 FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0 _CSNT/GPIO4_A4 FLASH0_D1/EMMC_D1/GPIO3_A1 FLASH0_CSN1/GPIO3_B7
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AC1 AC2 AC3 AC4 AC5	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8 P LCDC0_D19/LVDS_CLK0P/TRACE_D10 LCDC0_D10/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F LASH0_CSN4/GPIO4_A1 FLASH1_RDY/HOST_CKOUTP/MAC_MDC/G PIO4_A0 FLASH0_CSN2/EMMC_CMD/GPIO3_C0 FLASH0_CSN0/GPIO3_B6	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AD1 AD2 AD3 AD4 AD5	HDMLAVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4 FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0 _CSNT/GPIO4_A4 FLASH0_D1/EMMC_D1/GPIO3_A1 FLASH0_CSN1/GPIO3_B7 NC
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AC1 AC2 AC3 AC4 AC5 AC6	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8 P LCDC0_D19/LVDS_CLK0P/TRACE_D10 LCDC0_D10/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F LASH0_CSN4/GPIO4_A1 FLASH1_RDY/HOST_CKOUTP/MAC_MDC/G PIO4_A0 FLASH0_CSN2/EMMC_CMD/GPIO3_C0 FLASH0_CSN0/GPIO3_B6 NC SPI0_CSN0/TS0_D5/UART4_RTSN/GPIO5_B	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AD1 AD2 AD3 AD4 AD5 AD6	HDMI_AVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4 FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0 _CSN7/GPIO4_A4 FLASH0_D1/EMMC_D1/GPIO3_A1 FLASH0_CSN1/GPIO3_B7 NC UART1_RTSN/TS0_D3/GPIO5_B3
AA21 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AC1 AC2 AC3 AC4 AC5 AC6 AC7	NC LCDC0_DEN/GPIO1_D2 LCDC0_HSYNC/GPIO1_D0 LCDC0_DCLK/GPIO1_D3 LCDC0_D18/LVDS_D8P LCDC0_D19/LVDS_CLK0P/TRACE_D10 LCDC0_D10/LVDS_CLK0N/TRACE_D11 FLASH1_D3/HOST_D3/MAC_RXD3/SDIO1_D 3/GPIO3_D3 FLASH1_WP/HOST_CKOUTN/MAC_RXDV/F LASH0_CSN4/GPIO4_A1 FLASH1_RDY/HOST_CKOUTP/MAC_MDC/G PIO4_A0 FLASH0_CSN2/EMMC_CMD/GPIO3_C0 FLASH0_CSN0/GPIO3_B6 NC SPI0_CSN0/TS0_D5/UART4_RTSN/GPIO5_B 5	AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AD1 AD2 AD3 AD4 AD5 AD6 AD7	HDMI_AVDD_1V8 LVDS_AVDD_1V8 NC LVDS_AVDD_3V3 LCDC0_VSYNC/GPIO1_D1 NC NC LCDC0_D20/LVDS_D9P LCDC0_D21/LVDS_D9N FLASH1_D4/HOST_D4/MAC_TXD0/SDIO1_DE T/GPIO3_D4 FLASH1_CLE/HOST_D10/MAC_TXEN/FLASH0 _CSN7/GPIO4_A4 FLASH0_D1/EMMC_D1/GPIO3_A1 FLASH0_CSN1/GPIO3_B7 NC UART1_RTSN/TS0_D3/GPIO5_B3 SPI0_CLK/TS0_D4/UART4_CTSN/GPIO5_B4

AC10	NC NC	AD10	NC NC
AC11	SDIO0_PWREN/GPIO4_D4	AD11	I2S_SCLK/GPIO6_A0
AC12	I2S_CLK/GPIO6_B0	AD12	I2C2_SCL/GPIO6_B2
AC13	NC	AD13	NC
AC14	NC	AD14	NC
AC15	NC	AD15	NC
AC16	NC	AD16	NC
AC17	EDP_CLK24M_IN/MIPI_LLI_REXT	AD17	NC
AC18	EDP_REXT	AD18	NC
AC19	NC .	AD19	NC
AC20	MIPI_RX_AVDD_1V8	AD20	AVSS
AC21	MIPI_TX/RX_AVDD_1V8	AD21	MIPI_RX_REXT
AC22	MIPLTX_AVDD_1V8	AD22	MIPI_TX/RX_REXT
AC23	NC	AD23	AVSS
AC24	VSS	AD24	NC
AC25	LCDC0_D22/LVDS_CLK1P	AD25	MIPLTX/RX_D3N
AC26	LCDC0_D23/LVDS_CLK1N	AD26	AVSS
AC27	MIPLTX_D3P	AD27	MIPLTX_D2P
AC28	MIPI TX D3N	AD28	MIPLTX_D2N
AE1	FLASH1_RDN/HOST_D8/MAC_RXER/FLASH 0_CSN5/GPIO4_A2	AF1	FLASH0_D3/EMMC_D3/GPIO3_A3
AE2	FLASH1_ALE/HOST_D9/MAC_CLK/FLASH0_ CSN6/GPIO4_A3	AF2	FLASH0_D4/EMMC_D4/GPIO3_A4
AE3	FLASH0_D0/EMMC_D0/GPIO3_A0	AF3	FLASH0_D2/EMMC_D2/GPIO3_A2
AE4	NC	AF4	FLASH0_ALE/GPIO3_B3
AE5	SPI0_TXD/TS0_D6/UART4_TX/GPIO5_B6	AF5	UART1_RX/TS0_D0/GPIO5_B0
AE6	TS0 CLK/GPI05 C2	AF6	SPIO_RXD/TSO_D7/UART4_RX/GPIO5_B7
AE7	NC	AF7	NC
AE8	SDIO0_INTN/GPIO4_D6	AF8	SDIO0_BKPWR/GPIO4_D5
AE9	SDIO0_WRPRT/GPIO4_D3	AF9	SDIO0_DET/GPIO4_D2
AE10	NC	AF10	NC
AE10 AE11	I2S_SDI/GPI06_A3	AF10	I2S LRCK TX/GPIO6 A2
AEII AE12			
	SPDIF_TX/GPIO6_B3	AF12	I2C2_SDA/GPIO6_B1
AE13	NC NO	AF13	NC
AE14	NC	AF14	AVSS
AE15	NC	AF15	AVSS
AE16	NC	AF16	NC N/O
AE17	NC	AF17	AVSS
AE18	NC	AF18	AVSS
AE19	NC	AF19	NC
AE20	MIPI_TX/RX_D0P	AF20	MIPI_TX/RX_D0N
AE21	MIPI_TX/RX_D1P	AF21	MIPI_TX/RX_D1N
AE22	NC	AF22	NC
AE23	MIPI_TX/RX_CLKP	AF23	MIPI_TX/RX_CLKN
AE24	MIPI_TX/RX_D2P	AF24	MIPI_TX/RX_D2N
AE25	NC	AF25	MIPI_TX/RX_D3P
AE26	MIPI_TX_REXT	AF26	AVSS
AE27	MIPL_TX_CLKP	AF27	MIPI_TX_D1P
AE28	MIPL TX CLKN	AF28	MIPI_TX_D1N
AG1	FLASH0_D6/EMMC_D6/GPIO3_A6	AH1	FLASH0_WP/EMMC_PWREN/GPIO3_B1
AG2	FLASH0_D7/EMMC_D7/GPIO3_A7	AH2	FLASH0 RDY/GPIO3 B0
AG3	FLASH0_D5/EMMC_D5/GPIO3_A5	AH3	FLASH0 CLE/GPIO3 B4
AG4	FLASH0_WRN/GPIO3_B5	AH4	UART1_CTSN/TS0_D2/GPIO5_B2
AG5	SPIO_CSN1/TSO_SYNC/GPIO5_C0	AH5	SDMMC0_DECTN/GPI06_C6
AG6	SDMMC0_CLKOUT/JTAG_TDO/GPI06_C4	AH6	SDMMC0_D1/JTAG_TRSTN/GPI06_C1
AG6 AG7	SDMMC0_D0/JTAG_TMS/GPIO6_C0	AH7	SDIO0_D3/GPIO4_C7
AG8	SDIO0_CLKOUT/GPIO4_D1	AH8	SDIO0_CMD/GPIO4_C0
AG9	SDIO0_D2/GPIO4_C6	AH9	SDIO0_D0/GPIO4_C4
AG10	UARTO_TX/GPIO4_C1	AH10	SDIO0_D1/GPIO4_C5
AG11	I2S_LRCK_RX/GPIO6_A1	AH11	UARTO_RX/GPIO4_C0
	I2S_SD00/GPI06_A4	AH12	I2S_SDO3/GPIO6_A7
		1 1 1 1 1 2	I2S_SDO1/GPIO6_A5
AG13	I2S_SDO2/GPIO6_A6	AH13	
AG12 AG13 AG14 AG15	I2S_SDO2/GPIO6_A6 EDP_TX0P EDP_TX1P	AH14	EDP_TX1N

AG16	EDP_TX2P	AH16	EDP_TX2N
AG17	EDP_TX3P	AH17	EDP_TX3N
AG18	EDP_AUXP	AH18	EDP_AUXN
AG19	HDMI_TCP	AH19	HDMI_TCN
AG20	HDMI_TX0P	AH20	HDMI_TX0N
AG21	HDMI_TX1 P	AH21	HDMI_TX1N
AG22	HDMI_TX2P	AH22	HDMI_TX2N
AG23	MIPI_RX_D0P	AH23	MIPI_RX_D0N
AG24	MIPI_RX_D1 P	AH24	MIPI_RX_D1 N
AG25	MIPI_RX_CLKP	AH25	MIPI_RX_CLKN
AG26	MIPI_RX_D2P	AH26	MIPI_RX_D2N
AG27	MIPI_TX_D0P	AH27	MIPI_RX_D3N
AG28	MIPI_TX_D0N	AH28	MIPI_RX_D3P

Chapter 4 Electrical Specification

4.1 Absolute Maximum Ratings

Table 4-1 RK3288 absolute maximum ratings

Paramerters	Related Power Group	Max	Unit
DCsupply voltage for Internal digital logic	CPU_VDD, LOGIC_VDD, GPU_VDD,	1.1	V
	PMU_VDD_1V0, USB_AVDD_1V0		
_	PMUIO_VDD		
	APIO1_VDD		
	APIO2_VDD		
	APIO3_VDD		
DCs upply voltage for Digital GPIO	APIO4_VDD		
(except for SAR-ADC, PLL, USB, DDR, MIPI PHY,LVDS, eDP,	APIO5_VDD	3.6	V
HDMI IO)	LCDC_VDD		
, () *	SDMMC0_VDD		
1	FLASH0_VDD		
	FLASH1_VDD		
	DVPIO_VDD		
	DDR0_VDD		
DCs upply voltage for DDR IO	DDR1_VDD	1.65	V
Desappiny vortage for DDINTO	DDR0_VDDAO	1.03	ľ
	DDR1_VDDAO		
DCs upply voltage for Analog part of PLL	PLL_AVDD_1V0	1.1	V
DCs upply voltage for Analog part of USB OTG/Host2.0	USB_AVDD_1V8	1.98	V
Desapping voltage for Arialog part of 038 OTG/ Hostz.0	USB_AVDD_3V3	3.63	V
DCs upply voltage for Analog part of HSIC	HSIC_AVDD_1V2	1.32	٧
Analog Input voltage for SAR-ADC/TS-ADC	ADC_AVDD_1V8	1.98	V
	LVDS_AVDD_1V0	1.1	
DCs upply voltage for Analog part of LVDS	LVDS_AVDD_1V8	1.98	V
	LVDS_AVDD_3V3	3.6	

RK3288

DC cumply voltage for Appleg part of cDD	EDP_AVDD_1V0	1.1	V
DCs upply voltage for Analog part of eDP	EDP_AVDD_1V8	1.98	V
DC supply yeltogo for Appleg part of HDMI	HDMI_AVDD_1V0	1.1	V
DCs upply voltage for Analog part of HDMI	HDMI_AVDD_1V8	1.98	V
	MIPI_TXRX_AVDD_1V8		
DCs upply voltage for Analog part of MIPI PHY	MIPI_TX_AVDD_1V8	1.98	V
	MIPI_RX_AVDD_1V8		
Analog Input voltage for DP/DM/VBUS of USB		5	V
OTG/Host2.0		3	v
Digital input voltage for input buffer of GPIO		3.6	٧
Digital output voltage for output buffer of GPIO		3.6	V
Storage Temperature		125	\mathbb{C}

Absolute maximum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

4.2 Recommended Operating Conditions

Table 1-7 describes the recommended operating condition for every clock domain.

Table 4-2 RK3288 recommended operating conditions

Parameters	Symbol	Min	Тур	Max	Units
Internal digital logic Pow er (except USB OTG)	CPU_VDD, LOGIC_VDD, GPU_VDD, PMU_VDD_1V0	0.9	1.0	TBD	٧
Digital GPIO Pow er(3.3V/2.5V/1.8V)	PMUIO_VDD APIO1_VDD APIO2_VDD APIO3_VDD APIO4_VDD APIO5_VDD LCDC_VDD SDMMCO_VDD FLASH0_VDD DVPIO_VDD	3 2.25 1.62	3.3 2.5 1.8	3.6 2.75 1.98	V
DDR IO (DDR3 mode) Power	DDR0_VDD DDR1_VDD DDR0_VDDAO DDR1_VDDAO	1.425	1.5	1.575	V
DDR IO (LPDDR2/LPDDR3	DDR0_VDD	1.14	1.2	1.3	V

Rackchip	DI
瑞芯微电子	RK

mode) Pow er	DDR1_VDD				
	DDR0_VDDAO				
	DDR1_VDDAO				
DDR reference supply (VREF)					
Input	VREF	0.49* DDR_VDD	0.5* DDR_VDD	0.51*DDR_VDD	V
DDR External termination					
voltage		VREF- 40mV	VREF	VREF+ 40mV	V
PLL Analog Pow er	PLL_AVDD_1V0	0.9	1.0	1.1	V
			_		
SAR-ADC/TSADC Analog	ADC_AVDD_1V8	1.62	1.8	1.98	V
Pow er	7.50_7.755_170	1.02	1.0	1.50	v
USB OTG/Host2.0 Digital	USB_AVDD_1V0	0.9	1.0	1.1	V
Pow er	000_/(\000_1\00	0.0	1.0	X	•
USB OTG/Host2.0 Analog	USB_AVDD_1V8	1.62	1.8	1.98	V
Pow er(1.8V)	000_/(\000_1\00	1.02	1.0	1.00	•
USB OTG/Host2.0 Analog	USB_AVDD_3V3	3.069	3.3	3.63	V
Pow er(3.3V)	005_/(\055_0\0	0.000	0.0	0.00	•
USB OTG/Host2.0 external	REXT	NA C	200	NA	Ohm
resistor	N.S.(1	141	200		011111
HSIC Analog Power	HSIC_AVDD_1V2	1.08	1.2	1.32	V
LVDS Analog Pow er(1.0V)	LVDS_AVDD_1V0	0.9	1.0	1.1	V
LVDS Analog Pow er(1.8V)	LVDS_AVDD_1V8	1.62	1.8	1.98	V
LVDS Analog Pow er(3.3V)	LVDS_AVDD_3V3	3.0	3.3	3.6	V
eDP Analog Pow er(1.0V)	EDP_AVDD_1V0	0.9	1.0	1.1	V
eDP Analog Pow er(1.8V)	EDP_AVDD_1V8	1.62	1.8	1.98	٧
HDMI Analog Pow er(1.0V)	HDMI_AVDD_1V0	0.9	1.0	1.1	V
HDMI Analog Pow er(1.8V)	HDMI_AVDD_1V8	1.62	1.8	1.98	V
	MIPI_TXRX_AVDD_1V8				
MIPI PHY Analog Pow er	MIPI_TX_AVDD_1V8	1.62	1.8	1.98	V
	MIPI_RX_AVDD_1V8				
PLL input clock frequency		N/A	24	N/A	MHz
Operating Temperature		-40	25	125	$^{\circ}$

4.3 DC Characteristics

Table 4-3 RK3288 DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Units
	Input Low Voltage	Vil	-0.3	0	3.3x0.3	٧
	Input High Voltage	Vih	3.3x0.7	3.3	3.3+0.3	V
Digital GPIO	Output Low Voltage	Vol	-0.3	NA	NA	٧
@3.3V	Output High Voltage	Voh	NA	NA	3.6	V
@3.3V	Threshold Point	Vtr+	1.53	1.46	1.43	٧
	Threshold Point	Vtr-	1.19	1.12	1.05	V
	Pullup Resistor	Rpu	33.7	58	101.5	Kohm

	Pulldow n Resistor	Rpd	34.2	60.1	109.3	Kohm
	Input Low Voltage	Vil	-0.3	0	1.8x0.3	V
	Input High Voltage	Vih	1.8x0.7	1.8	1.8 + 0.3	V
	Output Low Voltage	Vol	-0.3	NA	NA	V
Digital GPIO	Output High Voltage	Voh	NA	NA	1.8+0.3	V
@1.8V		Vtr+	1.23	1.12	1.03	V
	Threshold Point	Vtr-	0.91	0.82	0.73	V
	Pullup Resistor	Rpu	35	62.9	120	Kohm
	Pulldow n Resistor	Rpd	35.1	61	113.9	Kohm
	Input High Voltage	Vih_ddr	VREF + 0.09	NA	MVDD	V
	Input Low Voltage	Vil_ddr	-0.3	0	VREF - 0.09	V
	Output High Voltage	Voh_ddr	0.8xMVDD	NA	N/A	V
DDR IO	Output Low Voltage	Vol_ddr	N/A	NA	0.2*MVDD	V
@DDR3 mode	Input termination		100	120	140	
	resistance(ODT) to	Rtt	54	60	66	Ohm
	VDDIO_DDRi/2 (i=0~6)		36	40	44	
	Input High Voltage	Vih_ddr	VREF + 0.13	NA	MV DD	V
DDR IO @LPDDR2/	Input Low Voltage	Vil_ddr	-0.3	NA	VREF - 0.13	V
LPDDR3 mode	Output High Voltage	Voh_ddr	0.9*VREF	NA	NA	V
	Output Low Voltage	Vol_ddr	NA	NA	0.1*VREF	V
	Output High Voltage	Voh	NA	NA	1060	mV
	Output Low Voltage	Vol	660	NA	NA	mV
	Output differential voltage	Vod	202	NA	354	mV
LVDS IO	Output offset voltage	Vos	885	NA	915	mV
@LVDS mode	Output impedance, single ended	Ro	40	NA	140	Ω
@LVD5 IIbde	Ro mismatch betw een A & B	ΔRo	NA	NA	10	%
	Change in Vod between 0 and 1	ΔVod	NA	NA	25	mV
	Change in Vod between 0 and 1	ΔVos	NA	NA	25	mV
	Output High Voltage	Voh	3	3.3	NA	V
	Output Low Voltage	Vol	NA	0	0.2	V
	Input High Current	lih	NA	±1	±10	uA
LVDS IO	Input Low Current	lil	NA	±1	±10	uA
@TTL mode	Short-Circuit Output Current	los	NA	35	60	mA
	Output impedance	Ro	40	NA	460	Ω
	Device active current	lcc	17	20	23	mA/lan e
	Single-ended standby voltage			avddtmds \pm 10)	mV
	Single-ended output swing	Vsw ing	400	NA	600	mV
	voltage	Vsw ing_data	400	NA	600	mV
HDMI	RT=50Ω	Vsw ing_clock	200	NA	600	mV
	<u> </u>	_		ıavddtmds \pm 10)	mV
	Single-ended output high voltage	Vh	avddtmds-200	NA	avddtmds+10	mV

ı	1		l	l		l
		Vh_data	avddtmds-400	NA	avddtmds+10	mV
		Vh_clock	avddtmds-400	NA	avddtmds+10	mV
		VI	avddtmds-600	NA	avddtmds-400	mV
	Single anded output law voltage		avddtmds-700	NA	avddtmds-400	mV
	Single-ended output low voltage	VI_data	avddtmds-100 0	NA	avddtmds-400	mV
		VI_clock	avddtmds-100 0	NA	avddtmds-200	mV
	Differential source termination load	Rterm	50	NA	200	Ω
	Input signal voltage range	Vi	-50	NA	1350	mV
	Input leakage current	lleak	-10	NA	10	uA
	Ground	Vgndsh	-50	NA	50	mV
	Maximum transient output voltage level	Voh(absmax)	-0.15	NA	1.45	٧
	Maximum transient time above Voh(absmax)	tVoh(absmax)	NA	NA	20	ns
	HS transimit differential output voltage magnitude	Vod	140	200	270	mV
	Change in differential output voltage magnitude between logic states	Δ Vod	NA	NA	14	mV
	Steady-state common-mode output voltage	Vcmtx	150	200	250	mV
	Change in steady-state common-mode output voltage between logic states	ΔVcmtx(1,0)	NA	NA	5	mV
MIPI PHY	HS output high voltage	Vohhs	NA	NA	360	mV
	Single-ended output impedance	Zos	40	50	62.5	Ω
	Single-ended output impedance mismatch	ΔZos	NA	NA	10	Ω
	Output low -level SE output	Vol	-50	NA	50	mV
	Output high-level SE output	Voh	1.1	1.2	1.3	V
	Single-ended output impedance	Zolp	110	NA	NA	Ω
	Single-ended output impedance mismatch driving opposite level	ΔZolp(01,10)	NA	NA	20	%
	Single-ended output impedance mismatch driving same level	ΔZolp(00,11)	NA	NA	5	%
	Differential input high volvtage threshold	Vidth	NA	NA	70	mV
	Differential input low volvtage threshold	Vidtl	-70	NA	NA	mV
	Single ended input high voltage	Vihhs	NA	NA	460	mV
	Single ended input low voltage	Vilhs	-40	NA	NA	mV
	Input common mode voltage	Vcmrxdc	70	NA	330	mV

-		-			-	
	Differential input impedance	Zid	80	NA	125	Ω
	Input low voltage	Vil	NA	NA	550	mV
	Input high voltage	Vih	880	NA	NA	mV
	Input hysteresis	Vhyst	25	NA	NA	mV
	Input low fault threshold	Vilf	NA	NA	200	mV
	Input high fault threshold	Vihf	450	NA	NA	mV

4.4 Recommended Operating Frequency

Table 4-4 Recommended operating frequency for PD_ALIVE domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.0V , 25 ℃				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
DDR PLL	1.1V , -40 °C	ddr_pll_clk				MHz
	0.9V , 125 ℃				\ \ \	
	1.0V , 25 °C			A ()	> >	
ARM PLL	1.1V , -40 °C	arm_pll_clk				MHz
	0.9V , 125 ℃		C. A	5		
	1.0V , 25 °C					
CODEC PLL	1.1V , -40 °C	cocec_pll_ck				MHz
	0.9V , 125 ℃		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
	1.0V , 25 °C					
GENERAL PLL	1.1V , -40 °C	general_pll_clk				MHz
	0.9V , 125 ℃)				
	1.0V , 25 ℃					
NEW PLL	1.1V , -40 °C	new_pll_clk				MHz
	0.9V , 125 ℃					
	1.0V , 25 °C					
APB bus	1.1V , -40 °C	pclk_pd_alive				MHz
	0.9V , 125 ℃					

Table 4-5 Recommended operating frequency for pd_core

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.0V , 25 ℃					
Y	1.1V , -40 °C	clk_pd_core				MHz
	0.9V , 125 °C					
	1.0V , 25 ℃					
	1.1V , -40 °C	clk_core <i>i(i=0~3)</i>				MHz
Cortex-A12	0.9V , 125 ℃					
	1.0V , 25 ℃					
	1.1V , -40 °C	clk_l2ram				MHz
	0.9V , 125 ℃					
	1.0V , 25 ℃	aclk_m0				MHz

-	•	•		
	1.1V , -40 ℃			
	0.9V , 125 °C			
	1.0V , 25 °C			
	1.1V , -40 ℃	aclk_mp		MHz
	0.9V , 125 °C			
	1.0V , 25 °C			
	1.1V , -40 ℃	pclk_dbg		MHz
	0.9V , 125 °C			
	1.0V , 25 °C			
	1.1V , -40 °C	atclk		MHz
	0.9V , 125 ℃			

Table 4-6 Recommended operating frequency for PD_BUS domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.0V , 25 ℃				47	
	1.1V , -40 °C	aclk_bus		A (7,7	MHz
	0.9V , 125 ℃					
DUC AVI	1.0V , 25 °C		6.1			
BUS AXI	1.1V , -40 °C	hclk_bus	X			MHz
interconnect	0.9V , 125 °C					
	1.0V , 25 °C	. (1			
	1.1V , -40 °C	pclk_bus				MHz
	0.9V , 125 °C					
	1.0V , 25 °C					
DMC	1.1V , -40 °C	clk_ddr				MHz
	0.9V , 125 ℃					
	1.0V , 25 °C					
HOST	1.1V , -40 °C	clk_host				MHz
1	0.9V , 125 ℃					
	1.0V , 25 ℃					
CRYPTO	1.1V , -40 °C	clk_crypto				MHz
	0.9V , 125 °C					

Table 4-7 Recommended operating frequency for PD_PERI domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.0V , 25 ℃					
	1.1V , -40 °C	aclk_periph				MHz
	0.9V , 125 °C					
PERI AXI	1.0V , 25 °C					
interconnect	1.1V , -40 °C	hclk_periph				MHz
	0.9V , 125 °C					
	1.0V , 25 °C	nalk narinh				MHz
	1.1V , -40 °C	pclk_periph				IVIMZ

MHz

Table 4-8 Recommended operating frequency for PD_VIO domain

gps_rfclk

1.1V, -40°C

0.9V , 125 °C

GPS

		· · · · · · · · · · · · · · · · · · ·	-1			
Parameter	Condition	Svmbol	MIN	TYP	MAX	Unit
i di di lotoi	Condition	Cynbon	14111.4		140 0	O I III

	1.0V , 25 ℃				
	1.1V , -40 °C	aclk_vio0			MHz
	0.9V , 125 ℃				
	1.0V , 25 ℃				
	1.1V , -40 °C	aclk_vio1			MHz
Display AXI	0.9V , 125 ℃				
interconnection	1.0V , 25 ℃				
	1.1V , -40 °C	aclk_rga			MHz
	0.9V , 125 ℃				
	1.0V , 25 °C				
	1.1V , -40 ℃	hclk_vio			MHz
	0.9V , 125 ℃				
	1.0V , 25 °C			X	
VOP0	1.1V , -40 ℃	dclk_vop0			MHz
	0.9V , 125 ℃			7	
	1.0V , 25 °C		1		
VOP1	1.1V , -40 °C	dclk_vop1	•		MHz
	0.9V , 125 ℃				
	1.0V , 25 °C				
RGA	1.1V , -40 °C	clk_rga	4 Y		MHz
	0.9V , 125 ℃	_ (7		
	1.0V , 25 °C				
eDP	1.1V , -40 °C	clk_edp			MHz
	0.9V , 125 ℃				
	1.0V , 25 °C				
VIP	1.1V , -40 °C	clk_vip			MHz
	0.9V , 125 ℃				
	1.0V , 25 ℃				
	1.1V , -40 °C	clk_isp			MHz
IOD	0.9V , 125 °C				
ISP	1.0V , 25 °C				
00	1.1V , -40 °C	clk_isp_jpe			MHz
	0.9V , 125 °C				

Table 4-9 Recommended operating frequency PD_GPU domain

arameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.0V , 25 ℃					
GPU	1.1V , -40 °C	clk_gpu				MHz
	0.9V , 125 ℃					

Table 4-10 Recommended operating frequency for PD_VIDEO domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
VIDEO	1.0V , 25 ℃	aclk_video				MHz

1.1V , -40 °C			
0.9V , 125 ℃			
1.0V , 25 ℃			
1.1V , -40 °C	hclk_video		MHz
0.9V , 125 ℃			

Table 4-11 Recommended operating frequency for PD_HEVC domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.0V , 25 °C					
	1.1V , -40 °C	aclk_hevc				MHz
	0.9V , 125 °C					
	1.0V , 25 ℃				•	
	1.1V , -40 °C	hclk_hevc				MHz
HEVC	0.9V , 125 ℃					J 7
HEVC	1.0V , 25 ℃				4	/
	1.1V , -40 °C	clk_hevc_core		A (7,7	MHz
	0.9V , 125 ℃					
	1.0V , 25 ℃		6.4			
	1.1V , -40 °C	clk_hevc_cabac	X			MHz
	0.9V , 125 ℃					

Table 4-12 Recommended operating frequency PD_PMU domain

arameter	Condition	Symbol	MIN	TYP	MAX	Unit
	1.0V , 25 ℃					
APB bus	1.1V , -40 °C	pclk_pd_pmu				MHz
	0.9V , 125 °C					

4.5 Electrical Characteristics for General IO

Table 4-13 RK3288 Electrical Characteristics for Digital General IO

	Parameters	Symbol	Test condition	Min	Тур	Max	Units
1	Input leakage current	li	Vin = 3.3V or 0V	NA	NA	10	uA
Digital GPIO @3.3V	Tri-state output leakage current	loz	Vout = 3.3V or 0V	NA	NA	10	uA
	High level input current	lih	Vin = 3.3V, pulldow n disabled	NA	NA	10	uA
			Vin = 3.3V, pulldow n enabled	NA	NA	106.4	uA
	Law law library	e i	Vin = 0V, pullup disabled	NA	NA	10	uA
	Low level input current	lil	Vin = 0V, pullup enabled	NA	NA	107.8	uA
Digital GPIO	Input leakage current	li	Vin = 1.8V or 0V	NA	NA	10	uA

Ī	@1.8V	Tri-state output leakage current	loz	Vout = 1.8V or 0V	NA	NA	10	uA
		High level input current	lih	Vin = 1.8V, pulldow n disabled	NA	NA	10	uA
				Vin = 1.8V, pulldow n enabled	NA	NA	61.3	uA
		Low level input current	lil	Vin = 0V, pullup disabled	NA	NA	10	uA
				Vin = 0V, pullup enabled	NA	NA	61.4	uA

4.6 Electrical Characteristics for PLL

Table 4-14 RK3288 Electrical Characteristics for PLL

	Parameters	Symbol	Test condition	Min	Тур	Max	Units
	Divided reference frequency range	Fin	Tool Condition	0.269	NA	2200	MHz
	output frequency range	Fout		0.440	N/A	2200	MHz
PLL	Lock time	Tit		N/A	NA	500	Cycles of divided reference clock
	Pow er consumption (normal mode)	N/A		N⁄A	3	N/A	mW
	Period jitter (P-P)	N/A		N/A	NA	+/-2.5	%
	Junction temperature	N/A	Q	-40	70	125	$^{\circ}$

4.7 Electrical Characteristics for SAR-ADC

Table 4-15 RK3288 Electrical Characteristics for SAR-ADC

Parameters	Symbol	Test condition	Min	Тур	Max	Units
ADC resolution			N/A	10	N/A	bits
Conversion speed	Fs	The duty cycle should be between 40%~60%	NA	N/A	1	MSPS
Differential Non Linearity	DNL		N/A	±1	N/A	LSB
Integral Nn Linearity	INL		N/A	±2	N/A	LSB
Gain Error	Egain		-8	N/A	8	LSB
Offset Error	Eoffset		-8	N/A	8	mV
Analog Supply Current(VDDA_SARADC)			N/A	200	N/A	uA
Digital Supply Current			N/A	50	N/A	uA
Pow er Down Current from AVDD			NA	0.5	NA	uA



Pow er Down Current from DV DD		N/A	1	N/A	uA
Pow er up time		N/A	7	N/A	1/Fs

4.8 Electrical Characteristics for TSADC

Table 4-16 RK3288 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Units
ADC resolution			N/A	12	N/A	bits
TSADC Accuracy	Fs		NA	N/A	+/-5	$^{\circ}$
Active power			N/A	0.4	N/A	mW
Clock Frequency	Fclk		NA	NA	50	KHz
Pow er Down Current from AVDD			NA	7	NA	uA
Pow er Down Current from DVDD			N/A	2	N/A	uA
Pow er up time			N/A	7	N/A	1/Fs

4.9 Electrical Characteristics for USB Interface

Table 4-17 RK3288 Electrical Characteristics for USB Interface

Par	ameters	Symbol	Test condition	Min	Тур	Max	Units
HS transmit, maximum	Current From OTG_DVDD			N/A	6.151	N/A	mA
transition density	Current From OTG_VDD33			N/A	4.97	N/A	mA
(all 0's data in DP/DM)	Current From OTG_VDD18		_	N/A	18.5	N/A	mA
HS transmit, minimum	Current From OTG_DVDD			N/A	5.521	N/A	mA
transition density	Current From OTG_VDD33			N/A	3.63	N/A	mA
(all 1's data in DP/DM)	Current From OTG_VDD18			N/A	15.5	N/A	mA
^	Current From OTG_DVDD			N/A	5.841	N/A	mA
HS idle mode	Current From OTG_VDD33			N/A	3.19	N/A	mA
	Current From OTG_VDD18		55℃ ,USBDVDD_1V0 = 1.0V	N/A	6.58	N/A	mA
	Current From OTG_DVDD		_	N/A	4.251	N/A	mA
FS transmit, maximum	Current From OTG_VDD33		USBVDD_1V8=1.8V USBVDD_3V3=3.3V, 15-cm USB cable attached to DP/DM	N/A	11.81	N/A	mA
transition density (all 0's data in DP/DM)	Current From OTG_VDD18			N⁄Α	6.56	N/A	mA
LS transmit, maximum	Current From OTG_DVDD			N/A	5.171	N/A	mA
transition density	Current From OTG_VDD33			N/A	12.81	N/A	mA
(all 0's data in DP/DM)	Current From OTG_VDD18			N/A	6.61	N/A	mA
	Current From OTG_DVDD			N/A	53.4	N/A	uA
Suspend mode	Current From OTG_VDD33			N/A	1.1	N/A	uA
	Current From OTG_VDD18			N/A	6.6	N/A	uA
Sleep mode	Current From OTG_DVDD			N/A	0.113	N/A	mA

Re	V	1	_	0
	•	_		•

Current From OTG_VDD33		N/A	0.1	N/A	uA
Current From OTG_VDD18		N/A	0.004	N/A	mA

4.10 Electrical Characteristics for HSIC Interface

Table 4-18 RK3288 Electrical Characteristics for HSIC Interface

Paran	neters	Symbol	Test condition	Min	Тур	Max	Units
HS transmit, maximum	Current From DVDD			N/A	3.26	N/A	mA
transition density	Current From VDD12			N/A	10.20	N/A	mA
HS transmit, minimum	Current From DVDD			N/A	3.05	N/A	mA
transition density	Current From VDD12			N/A	8.28	N/A	mA
LIC idle mede	Current From DVDD		55℃, VDD12 = 1.2V,	N/A	2.71	N/A	mA
HS idle mode	Current From VDD12		VDD12 = 1.2V, DVDD = 1.0V,	N/A	0.001	N/A	mA
LIC Dessite	Current From DVDD		12MHz reference clock	N/A	3.07	N/A	mA
HS Receive	Current From VDD12		10pF load on STROBE	N/A	1.58	N/A	mA
Cuanand made	Current From DVDD		Topi load on on on object	N/A	0.012	N/A	mA
Suspend mode	Current From VDD12		6,0	N/A	0.3	N/A	uA
Class made	Current From DVDD		X	N/A	0.049	N/A	mA
Sleep mode	Current From VDD12		A	N/A	0.6	N/A	uA

4.11 Electrical Characteristics for DDR IO

Table 4-19 RK3288 Electrical Characteristics for DDR IO

Parameters		Symbol	Test condition	Min	Тур	Max	Units
DDR IO	VDDIO_DDR standby current, ODT OFF		@ 1.5V ,125℃	NA	0.01	2.11	uA
@DDR3 mode	Input leakage current, SSTL mode, unterminated		@ 1.5V ,125℃	NA	0	0.53	uA
DDR IO	Input leakage current		@ 1.2V ,125℃	NA	0	0.49	nA
@LPDDR2/LPDDR3 mode	VDD(1.2V) quiescent current		@ 1.2V ,125℃	NA	0	1.89	uA

4.12 Electrical Characteristics for eFuse

Table 4-20 RK3288 Electrical Characteristics for eFuse

	Parameters	Symbol	Test condition	Min	Тур	Max	Units
Active mode	VDD current in Read mode	lread_vdd	nomal read	15	20	30	mA
	VDD current in PGM mode	lpgm_vdd	STROBE high	0.5	1	2.5	mA
	VQPS current in PGM mode	lpgm_vqps	STROBE high	5	10	15	mA
standby mode	VDD current in standby mode	lstandby_vdd	Standby	0.2	0.5	2	Α



4.13 Electrical Characteristics for HDMI

Table 4-21 RK3288 Electrical Characteristics for HDMI

Parameters	Symbol	Test condition	Min	Тур	Max	Units
	tR 20~80% RL=50Ω	20~80%	75	NA	0.4117	no
		RL=50Ω		INA	0.4UI	ps
Differential output signal	tR DATA	20~80%	42.5	NA	NA	no
rise time	IK_DATA	RL=50Ω	42.5	INA	IVA	ps
	+D CLOCK	20~80%	75	NA	NA	ne
	tR_CLOCK	RL=50Ω		IVA	IVA	ps
	tF	20~80%	75	NA	NA	ps
	u	RL=50Ω		IVA	IVA	ρs
Differential output signal	tF_DATA	20~80%	42.5	NA .	NA	ne
fall time		RL=50Ω	42.5	IVA	IVA	ps
	tF CLOCK	20~80%	75	NA	NA	ps
	II _OLOGN	RL=50Ω	73	146	INA	ρs

4.14 Electrical Characteristics for MIPI PHY

Table 4-22 RK3288 Electrical Characteristics for MIPI PHY

Parameters	Symbol	Test condition	Min	Тур	Max	Units		
HS Transmitter AC specifications								
Common-mode variations above 450 MHz	ΔVCMTX(HF)	80Ω≤RL≤125Ω	NA	NA	15	mVrms		
Common-mode variations between 50MHz – 450MHz	ΔVCMTX(LF)	80Ω≤RL≤125Ω	NA	NA	25	mVp		
Differential output signal rise time	tr	20% to 80%, RL=50Ω	100	NA	NA	ps		
Differential output signal fall time	tf	20% to 80%, RL=50Ω	100	NA	NA	ps		
	LS	Transmitter AC spec	ifications					
Single ended output rise/fall time	trlp, tflp	15% to 85%, CL < 70pF	NA	NA	25	ns		
7	treop	30% to 85%, CL < 70pF	NA	NA	35	ns		
Signal slew rate	1	15% to 85%, CL < 70pF	NA	NA	150	mV/ns		
Load capacitance	CL		0	NA	70	pF		
	HS	Receiver AC specif	ications			•		
Common mode interference beyone 450MHz	ΔVCMRX(HF)		NA	NA	200	mVpp		
Common mode interference between 50MHz and 450MHz	ΔVCMRX(LF)		-50	NA	50	mVpp		
Common-mode termination amplitude	ССМ		NA	NA	60	pF		
LP Receiver AC Specifications								
Input pulse rejection	eSPIKE		NA	NA	300	V.ps		
Min imum pulse response	TMIN		20	NA	NA	ns		
Pk-to-Pk interference voltage	VINT		NA	NA	400	m∨pp		
interference frequency	fINT		450	NA	NA	MHz		

4.15 Electrical Characteristics for LVDS

Table 4-23 RK3288 Electrical Characteristics for LVDS

	Parameters	Symbol	Test condition	Min	Тур	Max	Units
	Clock signal duty cycle	clock	1.2GHz	45	NA	30	%
	Vod fall time, 20~80%	tfall	Rload=100 $\Omega\pm1\%$	100	NA	250	ps
	Vod rise time, 20~80%	trise	Rload=100 $\Omega\pm1\%$	100	NA	250	ps
LVDS mode	tPHLA-tPLHB or tPHLB-tPLHA, differential skew	tskew1	Any differential pair on package	NA	NA	30	ps
	tpdiff[m]-tpdiff[n] Channel to channel skew	tskew2	Any two signal on package	NA	NA	50	ps
TTL mode	Maximum data rate		CL=10pF, RL=300kΩ	NA	200	NA	Mbit/s
	TRLP/TFLP		DOUT at RL=300kΩ to GND		1.5	2	ns
	Pulse skew	tsk	CL=1-10pF, RL=30kΩ	NA	10	NA	ns
	Slew rate, transition region	SR	Vcc=3.3V, CL=10pF	NA	27	NA	V/ns

Rockchip Electronics Co.,Ltd.

No, 18 Building, A District, Fuzhou software park, Fujian, China
Tel: +86-591-83991906 Fax:+86-591-83951833

www.rock-chips.com

