

Module 2

Axi stream Interface

→ consists of different signals

↳ mainly Read and write transactions

* Data

* valid

* Ready (optional)

↳ other signals

* Last

* keep

* USER

* DEST


* SRTB

* TID

Hand shaking:-

→ understand different

Hand shaking
mechanism



→ Implement different examples only using

Data, valid, Ready and Last signals.

→ when valid is low, Data is not transferred
Because Data is not valid data.

Assignment - I

Register

- ↳ data storage element can ~~receive~~ receive data from Axi master provide to Axi slave.
- ↳ used to minimize propagation delay
- ↳ understand the how Latency should work.
- ↳ Implement small example based on Axi-stream protocol. understand how it behaves using Timing, circuits/schematic and utilization report.

Assignment - II

2x1 MUX


- ↳ Learned how data differ based on selection lines, and additionally test with

Axi's protocol

- ↳ writing testbench based on pos edge/neg edge clks.
- ↳ understand what ~~error~~ error will get if we use #delay. in module design.

Assignment - III

Fifo (first input first out)



- Learned how fifo works and logic behind the fifo design.
- Added Axi-stream signals to read fifo and test.
- constructed 1-fifo using 2-fifos.
- understood when B-RAM takes place in FPGA utilization.
- In test benches, how files access for input and comparing output data with sum original output understood.