

Module - 1

Assignment - 1

Hdl Bits

- * Learned the Basics of HDLs like Verilog
- * Understand how HDLs are used to digital circuits at various levels of abstraction.
- * Explored methodologies like
 - 1) structural
 - 2) Behavioural
 - 3) RTL (Register Transfer level)
- * Simulation and verification
- * Synthesis and Implementation
- * Timing and constraints
- * Some Real world Examples → 12-hour clock
- * Understand writing test benches

DATE →

PAGE →


SIGNATURE →

DATE →

Assignment - 2

FPGA

classification of IC's



why we need FPGA?

Basis of PLD

fixed: All possible connection available before program and after program program is when program passed unwanted signals are blown off

Block Diagram of FPGA:


- CLB
- Interconnects / pip
- I/O Block
- SRAM
- JTAG
- Antifuse
- Flash FPGA

- Latency
- Throughput.
- Fmax.

Finally:
 learned what was the difference of ASIC and FPGAs.

- FPGAs have different process of writing codes and test bench.

→ Understand the Design flow of FPGAs.



- Implemented Different Examples from HDL bits and understand the FPGA Design and utilization.