

Figure 1 Major components of CPU.

GENERAL REGISTER ORGANIZATION




TABLE 1 Encoding of Register Selection Fields

Binary Code	SELA	SELB	SELD
000	Input	Input	None
001	ŔI	R1	R1
010	R2	R2	R2
011	R3	R3	R3
100	R4	R4	R4
101	R5	R5	R5
110	R6	R6	R6
111	R7	R7	R7

TABLE 2 Encoding of ALU Operations

OPR Select	Operation	Symbol	
00000	Transfer A	TSFA	
00001	Increment A	INCA	
00010	Add A + B	ADD	
00101	Subtract A - B	SUB	
00110	Decrement A	DECA	
01000	AND A and B	AND	
01010	OR A and B	OR	
01100	XOR A and B	XOR	
01110	Complement A	COMA	
10000	Shift right A	SHRA	
11000	Shift left A	SHLA	

- For example, the subtract rnicrooperation given by the statement R1 ← R2 - R3 specifies R2 for the A input of the ALU, R3 for the B input of the ALU, R1 for the destination register, and an ALU operation to subtract A - B.
- Thus the control word is specified by the four fields and the corresponding binary value for each field is obtained from the encoding listed in Tables 1 and 2.
- The binary control word for the subtract rnicrooperation is 010 011 001 00101 and is obtained as follows:

• Field:	SELA	SELB	SELD	OPR
Symbol:	R2	R3	R1	SUB
Control word:	010	011	001	00101

Field:	SELA	SELB	SELD	OPR
Symbol:	R2	R3	R1	SUB
Control word:	010	011	001	00101

TABLE 3 Examples of Microoperations for the CPU

Symbolic Designation				
SELA	SELB	SELD	OPR	Control Word
R2	R3	R1	SUB	010 011 001 00101
R4	R5	R4	OR	100 101 100 01010
R6	_	R6	INCA	110 000 110 00001
R1		R7	TSFA	001 000 111 00000
R2		None	TSFA	010 000 000 00000
Input		None	TSFA	000 000 000 00000
R4	_	R4	SHLA	100 000 100 11000
R5	R5	R5	XOR	101 101 101 01100
	R2 R4 R6 R1 R2 Input R4	R2 R3 R4 R5 R6 — R1 — R2 Input — R4 R4 R5	SELA SELB SELD R2 R3 R1 R4 R5 R4 R6 — R6 R1 — R7 R2 — None Input — None R4 — R4	SELA SELB SELD OPR R2 R3 R1 SUB R4 R5 R4 OR R6 — R6 INCA R1 — R7 TSFA R2 — None TSFA Input — None TSFA R4 — R4 SHLA