



UNIVERSITY OF MINNESOTA

5327 VLSI DESIGN LAB (Section 004)

Project 1

conducted on : *06th Oct 2024*

Submitted by : *Samson Hruday Chinta*

Email : *chint078@umn.edu*

Submitted to :

Prof. Yu Cao ,

Sayantan Ghosh

Department of Electrical and Computer Engineering

UMN ,Twincities

VLSI DESIGN PROJECT 1

1.1 Objectives

The objective of this project is to exercise SPICE circuit simulations using Cadence tools to study the characteristics of 16nm FinFET technology. The focus is on understanding the behavior of NMOS and PMOS transistors, designing a CMOS inverter, and comparing it with an NMOS-only inverter.

1.2 Report

1 Figure 1 shows a single NMOS and PMOS. In this problem, we calibrate the IV characteristics of this 16nm technology. Each transistor has 8 fins.

a) Plot out I_{DS} vs. V_{DS} in one figure, for $V_{GS} = 0.05V - V_{DD}$, at the step size of 150mV; $V_{DS} = 0 - V_{DD}$, at the step size of 1mV;




Figure 1: 1(a) I_{DS} vs V_{DS}

b) Plot out $\log(I_{DS})$ vs. V_{GS} , for $V_{DS} = 0.15V$ and V_{DD} ; $V_{GS} = 0-V_{DD}$, at the step size of $1mV$.




Figure 2: I_{ds} vs V_{gs}




Figure 3: $\log(I_{ds})$ vs V_{gs}

b) Repeat
Step (1) for the PMOS transistor




Figure 4: I_{ds} vs V_{ds}




Figure 5: I_{ds} vs V_{gs}




Figure 6: $\log(I_{ds})$ vs V_{gs}

2) CMOS inverter design Figure 2 shows the design of a CMOS inverter. Both PMOS and NMOS FinFETs have 8 fins. $C_L=10\text{fF}$, which is added in the test bench, not in the schematic a) Plot out the voltage transfer characteristic(VTC), which is the curve of V_{out} vs. V_{in} , when V_{in} sweeps from 0 to V_{DD}




Figure 7: V_{out} vs V_{in}

b) a ramp input to V_{in} , which is a 0 to V_{DD} switching, with the transition time $T_r=20\text{ps}$ (as shown in Figure 2). Plot out the waveform of V_{out} . Measure the 50% V_{DD} delay (i.e., time difference from the 50% point of input to the 50% point of output) and the time for V_{out} to transit from 90%-10% V_{DD}




Figure 8: Voltages VS Time





Figure 9: Voltages vs Time

A NMOS only inverter Figure 3 shows the design of an inverter with NMOS only. Both NMOS transistors have 8 fins. a. Simulate the maximum and minimum voltages at V_{out} . What's the corresponding V_{in} for them?

Figure 10: 3(a) NMOS Inverter V_{out} vs V_{in}

b. Similar to a. in Prob. 2, plot out the VTC.




Figure 11: 3(b) NMOS Inverter-Transient Analysis

c. Compare this design with the CMOS inverter. What are the main disadvantages?

- 1) The Curve of NMOS Looks more softer than CMOS Inverter (Which is more steeper) Indicates the Less Noise margin . The V_{OH} (Ideally Should be V_{DD} 0.8V) and V_{OL} points(Ideally Should be GND 0V)of The graph moved towards V_m point making less stable even at low noise .
- 2)One of the biggest disadvantages of the NMOS-only inverter is that it consumes static power even when the input is held constant.When the input is low ($V_{in} = 0$), the output is high (V_{OH}), but due to the weak pull-up mechanism, a direct current path exists between V_{DD} and ground through the NMOS transistor. This causes a constant static power dissipation.
- 3)The CMOS inverter is generally faster than an NMOS-only inverter because of its complementary nature, where an NMOS transistor pulls the output down and a PMOS transistor pulls the output up.
- 4)Symmetric Drive Strength: CMOS has symmetric Drive Strength making it ideal ,NMOS has Threshold Drop Making it Non ideal for Pull UP
- 5)Low Capacitance : NMOS-only design have a higher intrinsic capacitance .Charging the output node capacitance takes longer due to the weaker pull-up, increasing the rise time.
- 6)Asymmetric Rise and Fall signals due to difference in Drive Strengths This results in longer rise times and increased propagation delays, particularly in the transition from low to high, making it slower overall than the CMOS inverter.