



# GRAFCET電路設計-呼吸燈




## Outline


- 呼吸燈
- PWM控制器
- 呼吸燈控制器
- 隨堂練習



### 呼吸燈

#### breathing






#### PWM控制器


#### • Interface

	Sig.	Dir.	Bit	Desc.
(	lk	in	1	時脈輸入
1	stn	in	1	重置
6	en	in	1	致能
	offt	in	8 (Default)	如圖
1	period	in	8 (Default)	如圖
(	op	out	1	如圖
	90%			
				op
	<b>←</b> —pe	riod—	<b>↔</b> offt—	_

#### • Waveform

#### • Grafect離散事件







#### PWM控制器

- VHDL Source Code
  - pwmc.vhdl

```
library ieee;
     use ieee.std_logic_1164.all;
     use ieee.std_logic_unsigned.all;
⊟entity pwmc is
     generic(
         p_dw : integer := 8
     port(
         pwmc_i_clk
                      : in std_logic:
         pwmc_i_rstn : in std_logic;
         pwmc_i_enable : in std_logic;
         pwmc_i_offt : in std_logic_vector((p_dw-1) downto 0);
         pwmc_i_period : in std_logic_vector((p_dw-1) downto 0);
         pwmc_o_pwmop : out std_logic
 end entity pwmc;
□architecture rtl of pwmc is
     type grafect is (x0, x1, x2);
     signal w_next_state : grafect;
     signal r_curr_state : grafect;
     signal w_cntr : std_logic_vector((p_dw-1) downto 0);
     signal r_cntr : std_logic_vector((p_dw-1) downto 0);
     signal w_pwmbuf : std_logic;
     signal r_pwmbuf : std_logic;
□begin
     gstate: process(pwmc_i_clk, pwmc_i_rstn)
10十0
          if pwmc_i_rstn = '0' then
             r_curr_state <= X0;
         elsif rising_edge(pwmc_i_clk) then
             r_curr_state <= w_next_state;
         end if:
     end process;
```


```
control_path: process(r_curr_state, pwmc_i_enable, r_cntr, pwmc_i_offt, pwmc_i_period)
        case r_curr_state is
            when x0 =>
                 if pwmc_i_enable = '1' then
                     w_next_state <= x1;
                     w_next_state <= x0;</pre>
                end if:
            when X1 =>
                if r_cntr = pwmc_i_offt then
                     w_next_state <= X2;</pre>
                     w_next_state <= X1;</pre>
                end if;
            when X2 =>
                if r_cntr = pwmc_i_period then
                     if pwmc_i_enable = '1' then
                         w_next_state <= X1;</pre>
                         w_next_state <= X0;
                     end if:
                     w_next_state <= X2;</pre>
                end if:
        end case:
    end process:
    data_path: process(r_curr_state, r_cntr, pwmc_i_offt, pwmc_i_period)
    begin
        case r_curr_state is
            when x0 =>
                w_cntr <= (others => '0');
                w_pwmbuf <= '0';
            when x1 =>
                w_cntr <= r_cntr + '1';
                w_pwmbuf <= '0';
            when x2 =>
                if r_cntr = pwmc_i_period then
                     w_cntr <= (others => '0'):
                     w_cntr <= r_cntr + '1';
                 end if:
                w_pwmbuf <= '1';
        end case;
    end process;
    outbuf_path: process(pwmc_i_clk, pwmc_i_rstn)
    begin
        if pwmc_i_rstn = '0' then
            r_cntr <= (others => '0');
            r_pwmbuf <= '0';
        elsif rising_edge(pwmc_i_clk) then
            r_cntr <= w_cntr;
            r_pwmbuf <= w_pwmbuf;
        end if:
    end process;
    pwmc_o_pwmop <= r_pwmbuf;</pre>
end rtl:
```

## 呼吸燈控制器

#### • Interface

Sig.	Dir.	Bit	Desc.
clk	in	1	時脈輸入
rstn	in	1	重置
en	in	1	致能
op	out	1	輸出

#### • Grafect離散事件



### 呼吸燈控制器

- VHDL Source Code
  - breathing.vhdl


```
"library ieee;
       use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
⊟entity breathing is
       generic(
             lq_dw : integer := 8;
             dcnt_dw : integer := 16
        port(
             br_i_clk : in std_logic;
br_i_rstn : in std_logic;
             br_i_enable : in std_logic;
             br_o_op
                            : out std_logic
  end entity breathing;
□architecture rtl of breathing is
        component pwmc is
generic(
             p_dw : integer := 8
\Box
       port(
             pwmc_i_clk : in std_logic;
             pwmc_i_rstn : in std_logic;
             pwmc_i_enable : in std_logic;
pwmc_i_offt : in std_logic_vector((p_dw-1) downto 0);
pwmc_i_period : in std_logic_vector((p_dw-1) downto 0);
             pwmc_o_pwmop : out std_logic
        end component pwmc;
        type grafect is (X0, X1, X2, X3, X4);
        signal w_next_state : grafect;
        signal r_curr_state : grafect;
       signal w_dcnt : std_logic_vector((dcnt_dw-1) downto 0);
signal r_dcnt : std_logic_vector((dcnt_dw-1) downto 0);
signal w_lg : std_logic_vector((lg_dw-1) downto 0);
signal r_lg : std_logic_vector((lg_dw-1) downto 0);
  begin
        gstate: process(br_i_clk, br_i_rstn)
自上中
             if br_i_rstn = '0' then
             r_curr_state <= X0;
elsif rising_edge(br_i_clk) then
                  r_curr_state <= w_next_state;
        end process;
```


```
control_path: process(r_curr_state, br_i_enable, r_dcnt, r_lg)
          case r_curr_state is
               when x0 =>
                   if br_i_enable = '1' then
                        w_next_state <= X1;
                   else
                        w_next_state <= X0;
                   end if;
               when X1 =>
                   if r_dcnt = X"FE" then -- (X"FFFE") set X"FE" for simulation
                        w_next_state <= X2;</pre>
                        w_next_state <= X1;
                   end if:
              when x2 =>
                   if r_{1g} = X"F" then -- (X"F0") set X"F" for simulation
                        w_next_state <= x3;</pre>
                        w_next_state <= X1;
                   end if;
              when x3 =>
                   if r_dcnt = X"FE" then -- (X"FFFE") set X"FE" for simulation
                        w_next_state <= X4;</pre>
                        w_next_state <= X3;</pre>
                   end if;
               when x4 =>
                   if r_{g} = X''01'' and br_{i}enable = '1' then
                        w_next_state <= X1;</pre>
                   elsif r_{g} = X''01'' and br_{g} = br_{g} = br_{g} then
                        w_next_state <= x0;</pre>
                        w_next_state <= X3;
                   end if:
          end case:
      end process;
     data_path: process(r_curr_state, r_dcnt, r_lq)
          case r_curr_state is
              when x0 =>
                   w_dcnt <= (others => '0');
                   w_lg <= (others => '0'):
              when X1 =>
                   w_dcnt <= r_dcnt + '1';
                   w_lg \ll r_lg;
               when X2 =>
                   w_dcnt <= (others => '0');
                   w_{lg} \ll r_{lg} + '1';
               when X3 =>
                   w_dcnt <= r_dcnt + '1';
                   w_1g \ll r_1g;
               when X4 =>
                   w_dcnt <= (others => '0');
w_lg <= r_lg - '1';</pre>
          end case;
     end process:
     outbuf_path: process(br_i_clk, br_i_rstn)
          if br_i_rstn = '0' then
          r_dcnt <= (others => '0');
r_lg <= (others => '0');
elsif rising_edge(br_i_clk) then
              r_dcnt <= w_dcnt;
              r_lg <= w_lg;
          end if:
     end process:
     u0: pwmc
     generic map(
          p_dw => 1g_dw
     port map(
          pwmc_i_clk => br_i_clk,
pwmc_i_rstn => br_i_rstn,
pwmc_i_enable => br_i_enable,
          pwmc_i_offt => r_lg,
          pwmc_i_period => X"FF'
          pwmc_o_pwmop => br_o_op
Lend rtl:
```

- •請使用VHDL完成上述PWM控制電路與呼吸燈控制電路,並完成紀錄,包括 GRAFCET離散事件建模、VHDL Source Code、模擬波形圖,並將電路燒至實驗版中進行驗證。
- 本次實驗完成後請,將專案與報告壓縮上傳EE-Class。
- Lecture12\_組別XX. ZIP





- 模擬波形圖
  - 設定顯示時間







- 模擬波形圖
  - 設定Clock










LEDR0 LEDR1 LEDR0

LEDR1


LEDR

LEDR






### Clocks Circuit of DE10-Lite




#### Clocks Circuit of DE10-Lite




Slide Switches Circuit of DE10-Lite





#### Slide Switches Circuit of DE10-Lite




PIN F15

Slide Switch[9]


SW9

3.3-V LVTTL


#### Push Buttons Circuit of DE10-Lite



#### Push Buttons Circuit of DE10-Lite



### LEDs Circuit of DE10-Lite



[ br\_o\_op ]



#### LEDs Circuit of DE10-Lite

