

CHIP RED PILL: HOW WE
ACHIEVED TO EXECUTE
ARBITRARY [MICRO]CODE INSIDE
INTEL ATOM CPUS

Mark Ermolov Dmitry Sklyarov Maxim Goryachy



About us



@_markel__
Mark Ermolov

- Not working for Intel
- Positive Technologies
- Lead Expert
- mermolov[at]ptsecurity.com



@_Dmit
Dmitry Sklyarov



@h0t_max
Maxim Goryachy

- Reversing to live
- Positive Technologies
- Head of Reverse Engineering
- dsklyarov[at]ptsecurity.com

- ex-Positive Technologies
- ex-Huawei
- Independent researcher
- h0t_max[at]hotmail.com



Agenda

- Microcode Overview
- Access to CPU's internals
- Intel microcode reversing
- Decrypting microcode update




Agenda

- Microcode Overview
- Access to CPU's internals
- Intel microcode reversing
- Decrypting microcode update



Deep Intel CPU






Microcode Overview

- CPU Core BringUP
- Implements some features (???: SGX, VT-x, MPX, TXT)
- Power Management
- Patches / Update capabilities
- Architecture specific




Intel CPU Core Structure






Intel CPU Core Structure





Microcode Decoder






Agenda

- Microcode Overview
- Access to CPU's internals
- Intel microcode reversing
- Decrypting microcode update




Research approach: Hardware



Inside the AMD Microcode ROM - (Ab)Using AMD Microcode for fun and security



Research approach: Debugging





Intel PCH JTAG Unlock


- We've achieved intel «top secret» unlock for PCH;
- Debugging Intel Management Engine;
- Intel ME has no microcode core before Ice Lake (2020+);








Intel ME and CPU relationship






SoC CPUs
Atom, Celeron, Pentium



Intel Atom Microcode Extraction





Agenda

- Microcode Overview
- Access to CPU's internals
- Intel microcode reversing
- Decrypting microcode update




LDATs

0000: 00626803f200 000801030008 004800013000 000000000000 0004: 05b900013000 000a01000200 014800000000 000000000000 RO **ARRAYO** 0000: 0000018e5e40 0000018e5e40 0000018e5e40 0000018e5e40 0004: 00000b000240 00000b000240 00000b000240 00000b000240 ARRAY1 RO 7ffc: 0000018000c0 0000018000c0 0000018000c0 0000018000c0 0000070000ce 000018201a50 000018201a50 0000384c0600 ARRAY2 **RW** 0000: 0000000000000 00003e5f3a3b 00003e996ef7 00003e966217 ARRAY3 RW 0000: c0053d03ffc8 815d857002c0 815d857002c0 415100000fb0 ARRAY4 RW

https://github.com/chip-red-pill/crbus_scripts



LDAT and uCode Relationship





uOps Format

	4746	45	44	4332	3124	23	2218	1712	116	50
Field Name	PARITY	M1	M2	OPCODE	IMM0	M0	IMM1	DST	SRC1	SRC0
Size	2	1	1	12	8	1	5	6	6	6

OPCODE - 12-bit numeric microoperation code of operation

SRC0/SRC1/DST - three 6-bits fields which select operands for the operation

M0/M1/M2 - bits representing modes of the operation

IMM0/IMM1 – represent bits #0-7 and #8-12 of immediate values embedded directly into uops.



Sequence Word Format

	2928	2725	2423	228	76	52	10
Field Name	PARITY	SYNC	UP2	UADDR	UP1	EFLOW	UP0
Size	2	3	2	15	2	4	2

UP0/UP1/UP2 – 2-bit pointers to microoperation inside triad.

EFLOW – 4-bit field that controls execution flow for the microoperations triad.


UADDR – 15-bit field that specifies the address in microcode ROM/RAM

SYNC – 3-bit field that controls two synchronization aspects those apply for microoperations execution



uCode Execution

- Find out CPUID[0x8000002.. 0x8000004] leaf entry point
- Develop payload
- Activate CPU RED unlock
- Upload payload to LDAT array[2..4]





Intel Atom uCode Disassembler

```
tmp15:= MOVEFROMCREG DSZ64(CORE CR CUR UIP)
U0000: 00626803f200
                          tmp0:= ZEROEXT_DSZ32(0x00000001)
U0001: 000801030008
                          SEQW GOTO U0e5e
          018e5e40
                          tmp7:= ZEROEXT DSZ64(0x00000000)
U0002: 004800013000
U0004: 05b900013000
                          mm7:= unk 5b9(0x00000000)
                          TESTUSTATE(UCODE, UST MSLOOPCTR NONZERO)
U0005: 000a01000200
                          ? SEQW GOTO U0002
          0b000240
U0006: 014800000000
                          SYNCWAIT-> URET(0x00)
```

https://github.com/chip-red-pill



Agenda

- Microcode Overview
- Access to CPU's internals
- Intel microcode reversino
- Decrypting microcode update



Microcode Update

- Runtime update from UEFI/OS
- Encrypted by unknown algorithm
- RSA-2048 signature



Microcode Update Format

	Table 9-8	B. Microcode Update Format					
31 24	16	8 0	Bytes				
Header Version			0				
Update Revision							
Month: 8	Day: 8	Year: 16	8				
Processor Signature (CPU	•		12				
Res: 4	Extended Mode: 4 Extended Extended Family: 8	Stepping: 4 Model: 4 Family: 4 Type: 2 Reserved: 2					
Checksum	•		16				
Loader Revision			20				
Processor Flags			24				
Reserved (24 bits)		P0 P1 P1 P2 P2 P5 P6 P6					
Data Size							
Total Size			32				
Reserved (12 Bytes)			36				
Update Data (Data Size by	-	a Size = 00000000H)	48				
Extended Signature Count 'n'							
Extended Processor Signature Table Checksum							
Reserved (12 Bytes)							
Processor Signature[n]							
Processor Flags[n]			Data Size + 72 + (n * 12)				
Checksum[n]			Data Size + 76 + (n * 12)				



Decrypt Atom uCode Update: Algorithm

```
5ed5:
    tmp0:= ADD DSZ8(0x1, tmp0)
                                                     # i := (i + 1) \mod 256
    tmp2:= LDPPHYS DSZ8 ASZ64 SC1(tmp7 + tmp0)
                                                     # S[i]
    tmp1:= ADD DSZ8(tmp2, tmp1)
                                                     \# j := (j + S[i]) \mod 256
    tmp3:= LDPPHYS DSZ8 ASZ64 SC1(tmp7 + tmp1)
                                                     # swap values of S[i] and S[j]
    STAPPHYS DSZ8 ASZ64 SC1(tmp7 + tmp0, tmp3)
    STAPPHYS DSZ8 ASZ64 SC1(tmp7 + tmp1, tmp2)
    tmp2:= ADD DSZ8(tmp3, tmp2)
                                                     \# (S[i] + S[j]) \mod 256
    tmp2:= LDPPHYS DSZ8 ASZ64 SC1(tmp7 + tmp2)
                                                     \# K := S[(S[i] + S[j]) \mod 256]
    tmp3:= LDPPHYS DSZ8 ASZ64 SC1(tmp5)
                                                     # *pb
    tmp3:= XOR DSZ8(tmp2, tmp3)
                                                     # *pb ^= K
    STAPPHYS DSZ8 ASZ64 SC1(tmp5, tmp3)
    tmp5:= ADD DSZ64(0x1, tmp5)
                                                     # pb++
                                                     # cb--
    tmp6:= SUB DSZ32(0x1, tmp6)
    UJMPCC DIRECT CONDZ(tmp6, tmp8)
                                                     # if 0 == cb: GOTO tmp8
    SEOWORD GOTO 0x5ed5
```



Decrypt Atom uCode Update: Plain Text

```
00000100 Hiew 8.68 (c)SEN
cpu506C9 plat0►
                 ↓FRO
        01 02 00 7C-39 00 0A 00-3F 88 4B ED-C0 00 08 0C
00000:
00010:
        0B 01 47 80-00 00 0A 00-3F 88 4F AD-00 03 0A 00
00020:
        2F 20 4B 2D-80 02 08 0C-03 22 47 40-A9 03 0A 00
                                                          / K-A⊕•♀♥"G@й♥æ
                                                          / Omle evscal 00
00030:
        2F 20 4F 6D-19 02 00 02-03 53 63 80-C0 00 30 02
00040:
        B8 A6 6B E8-00 00 00 02-03 20 63 C0-00 03 F0 03
                                                          00050:
        F8 A6 6B 28-C0 00 08 00-03 C0 0B ED-00 00 0B 10
                                                          Δ ■ A@1►♥ 6@L 19
00060:
        7F 00 08 00-80 01 31 10-03 00 A1 40-C0 00 31 0C
                                                                @$80b VKL
00070:
        03 00 07 00-00 00 40 12-0B 30 62 10-00 03 4B 1C
                                                          o +@ 11♥>$
00080:
        7F 00 04 40-C0 00 31 12-03 10 24 00-00 00 31 0C
                                                          ∀ ⊕ L ∀ ▼ LoH ⊕ π
00090:
        03 00 01 C0-00 03 08 00-03 C0 0F AD-00 02 00 D2
000A0:
        03 20 63 40-A9 03 FD D2-7F FC 84 00-19 00 3D C2
                                                          V с@йV¤т∆№Д↓
000B0:
        27 04 00 40-C0 00 08 D0-03 40 08 00-00 00 48 DF
000C0:
                                                            б<sup>∟</sup> V•a{ж:Г ⊕•Ё
        03 00 A1 C0-00 03 08 A0-7B A6 3A 83-00 01 08 F0
                                                          • $6@•▼?E♥@@A▼@op
000D0:
        07 0F A1 40-08 03 3F F2-03 01 01 80-1F 01 0B E0
                                                          /XCLL >TV0dL
        2F 95 08 CO-CO 00 3E E2-03 30 64 CO-00 00 BC EF
000E0:
        03 00 41 00-00 03 40 B2-0B 2F 62 50-C0 00 3B 02
000F0:
```



Next Strike: Intel Gemini Lake + CVE-2018-3643






ELF Inside uCode

```
1 void __fastcall __noreturn main_func(__int64 a1)
2 {
3  unsigned __int32 v1: // eax MAPDST
                                                                                                                                                                                                                                     rch\Intel\Microcode\Gemini\uCode.elf
             unsigned int64 v3; // rbp
                                                                                                                                                                                                                                       1 01 00-00 00 00 00-00 00 00 00
             unsigned __int64 v4; // r12
                                                                                                                                                                                                                                       0 00 00-22 07 40 00-00 00 00 00
                                                                                                                                                                                                                                       00 00 00-40 19 00 00-00 00 00 00
                                                                                                                                                                                                                                       0 38 00-02 00 40 00-05 00 04 00
             v1 = indword(0xCF8u);
                                                                                                                                                                                                                                      00 00 00-00 00 00 00-00 00 00
             v3 = readmsr(0x8Bu);
                                                                                                                                                                                                                                       00 00 00-00 00 40 00-00 00 00 00
                                                                                                                                                               // IA32_BIOS_SIGN_ID
                                                                                                                                                                                                                                       0 00 00-10 19 00 00-00 00 00 00 ▶↓
             V4 = \underline{\text{readmsr}(0x1A0u)};
                                                                                                                                                                                                                                       00 00 00-51 E5 74 64-06 00 00 00
                                                                                                                                                                                                                                                                                                                              Oσtd♠
             if ( (v4 & 0x400000) != 0 )
                                                                                                                                                                                                                                       00 00 00-00 00 00 00-00 00 00
                                                                                                                                                                                                                                       00 00 00-00 00 00 00-00 00 00
                         00 00 00-10 00 00 00-00 00 00 00
              sub 4015EC(a1);
                                                                                                                                                                                                                                       3D 05 A5-16 00 00 48-8D 15 AE 16 Hâ∞(Hì♣Ñ■ Hì§«■
                                                                                                                                                                                                                                       37 16 00-00 F3 0F 6F-2F F3 0F 6F
                                                                                                                                                                                                                                                                                                                 Hì⊅ı= ≤¤o/≤¤o
              if ( (v4 & 0x400000) != 0 )
                                                                                                                                                                                                                                           12 33-D2 F3 0F 6F-19 33 FF F3
                                                                                                                                                                                                                                                                                                              3 <sup>L</sup>≤¤ο$3π≤¤ο↓3 ≤
                     writemsr(0x1A0u, v4);
                                                                                                                                                                                                                                                 6F-CD 66 0F 73-F9 04 83 C0 $\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\tex{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\}$}\ext{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{
                   writemsr(0x8Bu, v3);
                                                                                                                                                                                                                                       - Fas°♦fan Lfas°♦
                                                                                                                                                                                                                                       8 04 66-0F EF C8 66-0F 73 F8 04
                   outdword(0xCF8u, v1);
                                                                                                                                                                                                                                                                                                             fa8 Ωfan LfanOfar
                                                                                                                                                                                                                                       66 OF EF-C8 66 OF EF-E9 66 OF 72
                __vmx_off();
                                                                                                                                                                                                                                                                                                             ≥@≤¢∆l<del>></del>ë⊤â°orH
                                                                                                                                                                                                                                       C 16 10-89 C2 83 F8-08 72 B6 48
                                                                                                                                                                                                                                       5 66 0F-6F D5 83 C1-01 66 0F 73
                                                                                                                                                                                                     C1 E0 04 66-0F 73 F9 04-66 0F EF E9-66 0F 73 F9
                                                                                                                                                                                                    04 66 0F 38-DD D3 66 0F-EF E9 66 0F-EF EA 66 0F
                                                                                                                                                                                                  72 F3 01 F3-0F 7F AC 06-90 00 00 00-89 C8 83 F9 r≤0≤¢∆¼♠É
```



Chip Red Pill



https://github.com/chip-red-pill/



Intel Feedback

Bug Bounty Bonus: Pentium®, Celeron®, and Intel Atom® Processors

Intel is announcing a new bonus incentive to our bug bounty program, focusing on firmware and hardware within Intel® Pentium®, Intel® Celeron®, and Intel Atom® processors (see below for full platform listing). This bonus incentive will be open to the public for a period of one year, May 11, 2021 - May 10, 2022 and will pay up to \$150,000.00 for novel vulnerabilities (1.5x the normal maximum). Additionally, at the end of the one-year period, the top 10 submissions will be identified and recognized, and the top two researchers will be invited to speak (Virtually) at iSecCon (Intel's internal security conference).

Bonus incentive open to the public –submissions must be received by 11:59pm PST on May 10, 2022 to be eligible for the bonus incentive. Submissions received after that date are not eligible for the bonus incentive but may be eligible under Intel's standard bug bounty program.

Bonus incentive award payout will be multiplier ranging from 1.2-1.5 the standing Bug Bounty payment. (See quick look chart below)

Vulnerability Severity	Intel Bug Bounty Bonus Firmware	Intel Bug Bounty Bonus Hardware
Critical	Up to \$45,000	Up to \$150,000
High	Up to \$21,000	Up to \$42,000
Medium	Up to \$3,900	Up to \$6,500
Low	Up to \$1,200	Up to \$2,400



Conclusion

- We've obtained access to Intel "top secret" debugging level at Apollo and Gemini Lake CPUs family
- We've recovered the most part of microcode opcodes for Apollo Lake
- You don't need physical access for microcode modifying needs only OS-level code execution and write access to SPI flash
- We developed Intel Atom uCode disassembler and unlock guide
 - Chip Red Pill (https://github.com/chip-red-pill)



