


## 32-bit High Reliability CC200-C Processor Core

## **Features**

- High Performance 32-bit RISC CPU
- Proprietary 6-stage pipeline
- Based on MIPS<sup>®</sup>-II<sup>\*</sup> instruction set
- Variable delayed dual-core lockstep operation
- Split dual-core mode for highperformance operation
- Up to 1.37 DMIPS/MHz/Core
- Up to 2.29 CoreMark/MHz/Core
- Custom instruction set extension

- Set-associative caches with data snooping and parity
- Power-down mode
- On-chip debug support
- Separate or joint Instruction/Data interface with ECC
- JTAG and 2-pin Serial Wire Debug
- Free GNU-Based C/GDB toolchain
- Cycle accurate simulator
- Synthesizable RTL Verilog source code



office@chipcraft-ic.com www.chipcraft-ic.com

© 2018 ChipCraft Sp. z o.o. All rights reserved.

<sup>\*</sup>All trademarks, registered trademarks, product names and company names or logos mentioned herein are the property of their respective owners.