

# Template Datasheet

# CCRV32ST-C Processor Core Template

1.0

# Scope

This document contains the RISC-V CCRV32ST-C Processor Core Template Datasheet. Fixed default configuration options and features are described. Configuration registers of on-chip debugger and a fixed set of tightly-coupled peripherals are described.

# **Contents**

1.	Instr	uction S	Set	5
2.	Bloc	k Diagra	am	6
3.	Mem	ory Ma <sub>l</sub>	p	7
	3.1	Region	Descriptions	8
		3.1.1	ROM Region	8
		3.1.2	Scratch-pad RAM Region	8
		3.1.3	RAM Region	8
		3.1.4	Tightly-Coupled Peripherals	9
		3.1.5	AMBA APB Region	9
		3.1.6	Debug Region	9
4.	Cont	rol and	Status Registers	10
	4.1	Machin	ne-Level CSRs	11
		4.1.1	Machine Vendor ID Register	12
		4.1.2	Machine Architecture ID Register	12
		4.1.3	Machine Implementation ID Register	13
		4.1.4	Machine Cause Register	14
	4.2	User-L	evel CSRs	15
	4.3		n Machine-Level CSRs	16
		4.3.1	Processor Configuration Register 0	16
		4.3.2	Processor Configuration Register 1	18
		4.3.3	Processor Configuration Register 2	20
		4.3.4	Processor Control Register	21
		4.3.5	Minimum Stack Pointer Value Register	22
		4.3.6	Maximum Stack Pointer Value Register	22
		4.3.7	On-Chip Debugger Baud Register	23
		4.3.8	ROM Unlock Register	23
5	Tight		pled Peripherals	24
٥.	5.1		er Description Convention	24
	5.2	_	y Map	25
	5.2		ore Controller	26
	5.5	5.3.1	Registers List	26
			_	
		5.3.2	Status Register	27
		5.3.3	Core Number Register	27
		5.3.4	Shutdown Register	28
		5.3.5	Start Address Registers	29
		5.3.6	Core Run Registers	30



	5.4	Power	Management Controller	31
		5.4.1	Registers List	31
		5.4.2	Reset Cause Register	31
		5.4.3	Reset Register	32
		5.4.4	Deep Reset Register	32
		5.4.5	Info Register	32
	5.5	CSR C	ontroller	34
		5.5.1	Stack Protection Unit	34
		5.5.2	Non-maskable Interrupt	34
	5.6	Platform	m-Level Interrupt Controller	35
		5.6.1	Registers List	36
		5.6.2	Interrupt Priority Registers	36
		5.6.3	Interrupt Pending Register	37
		5.6.4	Interrupt Enable Register	37
		5.6.5	Interrupt Threshold Registers	38
		5.6.6	Interrupt Claim Registers	38
	5.7	Inter-C	ore Interrupt Controller	39
		5.7.1	Registers List	39
		5.7.2	Inter-Core Interrupt Mapping Register	39
		5.7.3		40
		5.7.4		40
	5.8	Core L		41
		5.8.1	·	41
		5.8.2		41
		5.8.3		42
		5.8.4	·	42
		5.8.5	Ç .	43
	5.9		5 0	45
	0.0	5.9.1		46
		5.9.2	· ·	46
		5.9.3	•	47
		5.9.4	-	47
	5 10			49
	3.10			50
			5	50
				51
			· ·	51
6.	On-C	hip Del	bugger	53
		6.0.1	Version Register	54
	6.1	Serial \	Wire Debug	56
		6.1.1	Baud Rate Detection	56
		6.1.2	Debug Version	56
		6.1.3	Debug Context	56
		6.1.4	Detecting Debug Mode	57
		6.1.5	Processor Core State Frame	57



	6.1.6	Entering Debug Mode	58
	6.1.7	Break Command	59
	6.1.8	Step Command	59
	6.1.9	Leaving Debug Mode	59
	6.1.10	Free Running Command	59
	6.1.11	Processor Reset Command	60
	6.1.12	Debugger Reset Command	60
	6.1.13	Address Command	60
	6.1.14	Address Auto-Increment On/Off Command	61
	6.1.15	Memory Read Command	61
	6.1.16	Memory Write Command	61
	6.1.17	Burst Counter Register	62
	6.1.18	MBIST Run Command	63
6.2	JTAG Ir	nterface	64
	6.2.1	JTAG Debug Command Instruction	65
	6.2.2	JTAG Debug Data Instruction	65
	6.2.3	JTAG Debug Status Instruction	66
	6.2.4	Debug Version	67
	6.2.5	Entering Debug Mode	67
	6.2.6	Debug Context	67
	6.2.7	Break Command	68
	6.2.8	Step Command	68
	6.2.9	Leaving Debug Mode	69
	6.2.10	Free Running Command	69
	6.2.11	Processor Reset Command	69
	6.2.12	Debugger Reset Command	70
	6.2.13	Address Command	70
	6.2.14	Address Auto-Increment On/Off Command	71
	6.2.15	Memory Read Command	71
		Memory Write Command	72
		MBIST Run Command	72



# 1. Instruction Set

This chapter contains the brief introduction to the CCRV32ST-C instruction set architecture.

The CCRV32ST-C processor adheres to the "The RISC-V Instruction Set Manual Volume I: Unprivileged ISA, Document Version 20190608-Base-Ratified" and "The RISC-V Instruction Set Manual Volume II: Privileged Architecture Document Version 20190608-Priv-MSU-Ratified".

The CCRV32ST-C processing unit comprises of single-issue, 6-stage fully interlocked pipeline executing **RV32IMAFD** (**RV32G**) instruction set including **Zicsr** and **Zifence** extensions. The CCRV32ST-C implements **M**, and **U** privileged levels.



# 2. Block Diagram




Figure 2.1. Processor block diagram.



# 3. Memory Map

0xFFFFFFF	
0 5000000	Tightly-Coupled Peripherals (Machine-Level Access)
0xF0000000 0xEFFFFFF	
OXETTTTTT	AMBA APB (Machine-Level Access)
0xE0000000	
0xDFFFFFF	
	SCRATCH-PAD RAM (Uncachable Data)
0xD0000000	
0xCFFFFFF	
0xC0000000	DEBUG (Reserved)
0xBFFFFFF	
	RAM (Cachable Data)
	naivi (Cachable Data)
0x40000000	
0x3FFFFFF	
	ROM (Cachable Instruction)
0.0000000	
0x00000000	



# 3.1 Region Descriptions

CCRV32ST-C processor implements little-endian memory model only. This means that the most significant byte, which is the byte containing the most significant bit, is stored at the lower address.

#### 3.1.1 ROM Region

Cachable read-execute memory region containing user program binary image. The indirect writing to the ROM region can be possible using dedicated peripherals if processor configuration supports any. Additionally, region should be unlocked for writing using mromunlock CSR. If region is locked for writing the store attempt will silently fail without raising exception. To increase system bandwidth, store operation that results in ROM bus error will also silently fail without raising exception.

#### 3.1.2 Scratch-pad RAM Region

Uncachable, high-speed internal memory region used for temporary data storage. The region is dedicated for storage of local and private data structures (e.g. program stack). Under this address range each processor core has its own private memory region inaccessible by other cores.

#### 3.1.3 RAM Region

Cachable and coherent memory region used for temporary data storage. The region is shared across all processor cores and DMA channels. RAM region is the only memory region that supports load-reserved (LR) and store conditional (SC) atomic instructions. To increase system bandwidth, store operation that results in RAM bus error will silently fail without raising exception.



#### 3.1.4 Tightly-Coupled Peripherals

The region is reserved for tightly-coupled processor peripherals such as System Controller or Power Management Controller. Each processor core has its own private bus connecting it with tightly-coupled peripherals. Depending on peripheral, particular registers can be shared for all cores or each core can have its exclusive version. Only word-size access is allowed. Otherwise peripheral exception will be raised. Unimplemented memory regions are read-only as 0x00000000. Attempt to perform a store operation on read-only address will silently fail.

#### 3.1.5 AMBA APB Region

The region is dedicated to standard peripherals connected using AMBA APB bus. Only word-size access is allowed. Otherwise APB peripheral exception will be raised. Access to non-existing peripherals will generate APB peripheral exception. Attempt to perform a store operation on read-only address can silently fail or generate an exception depending on peripheral. Peripherals are allowed to fail access an generate an exception for their internal reason. The region is shared for all processor cores and is accessed using dedicated arbiter.

#### 3.1.6 Debug Region

The region is accessible only in Debug Mode using On-Chip Debugger and is seen as reserved for user program. The available subregions are listed below.

Address	Description
0xC0000000 - 0xC000000C	4 x Breakpoint
0xC0000010 - 0xC000001C	4 x Watchpoint
0xC0000020 - 0xC0000020	Burst Counter Register
0xC0000024 - 0xC0000024	Debug Version Register
0xC1000000 - 0xC100007C	Integer Register-File
0xC1000080 - 0xC10000FC	Floating-Point Register-File
0xC2000000 - 0xC20xxxxx	Instruction Cache Data
0xC2100000 - 0xC21xxxxx	Instruction Cache Tag
0xC2200000 - 0xC22xxxxx	Data Cache Data
0xC2300000 - 0xC23xxxxx	Data Cache Tag



# 4. Control and Status Registers

Control and Status Registers (CSRs) are implemented according to the RISC-V specification. The SYSTEM major opcode is used to encode all privileged instructions including atomic access to CSRs. In addition to the user-level state, an implementation may contain additional CSRs, accessible by some subset of the privilege levels using the CSR instructions described in the user-level manual. The following chapters summarizes the implemented CSRs and their privilege level. Note that although CSRs and instructions are associated with one privilege level, they are also accessible at all higher privilege levels.



# 4.1 Machine-Level CSRs

The table below summarizes the implemented machine-level CSRs.

Number	Privilege	Name	Description			
	Machine Information Registers					
0xF11	MRO	mvendorid	Vendor ID			
0xF12	MRO	marchid	Architecture ID			
0xF13	MRO	mimpid	Implementation ID			
0xF14	MRO	mhartid	Hardware thread ID			
		Ma	achine Trap Setup			
0x300	MRW	mstatus	Machine status register			
0x301	MRW	misa	ISA and extensions			
0x304	MRW	mie	Machine interrupt-enable register			
0x305	MRW	mtvec	Machine trap-handler base address			
0x306	MRW	mcounteren	Machine counter enable			
		Mac	chine Trap Handling			
0x340	MRW	mscratch	Scratch register for machine trap handlers			
0x341	MRW	mepc	Machine exception program counter			
0x342	MRW	mcause	Machine trap cause			
0x343	MRW	mtval	Machine bad address or instruction			
0x344	MRW	mip	Machine interrupt pending			
		Machir	ne Memory Protection			
0x3A0	MRW	mpmcfg0	Physical memory protection configuration			
0x3A1	MRW	mpmcfg1	Physical memory protection configuration, RV32 only			
0x3A2	MRW	mpmcfg2	Physical memory protection configuration			
0x3A3	MRW	mpmcfg3	Physical memory protection configuration, RV32 only			
0x3B0	MRW	mpmaddr0	Physical memory protection address register			
0x3B1	MRW	mpmaddr1	Physical memory protection address register			
0x3BF	MRW	mpmaddr15	Physical memory protection address register			
		Mach	nine Counter/Timers			
0xB00	MRW	mcycle	Machine cycle counter			
0xB02	MRW	minstret	Machine instructions-retired counter			
0xB80	MRW	mcycleh	Upper 32-bits of mcycle, RV32I only			
0xB82	MRW	minstreth	Upper 32-bits of minstret, RV32I only			
		Mac	hine Counter Setup			
0x320	MRW	mcounterinhibit	Machine counter-inhibit register			



# 4.1.1 Machine Vendor ID Register

31		7 6	0
	BANK	OFFSET	
	R	R	
	0x09	0x7D	

# 4.1.2 Machine Architecture ID Register

	31	30				18	17	16
	R	R	R	R	R	R	R	R
	1	0	0	0	0	0	0	0
	15	14	13	12	11	10		8
							ARCH[2:0]	
	R	R	R	R	R		R	
	0	0	0	0	0		2	
7			5	4	3		2 1	0
		BPRED[2:0]		MULFAST	MUL	IMP[1:0]	AROPT	
		R		R		R	R	R
		0		1		0	0	1

#### AROPT Area Optimization

- 0 Not implemented.
- 1 Implemented.

#### MULIMP[1:0] Multiplier Implementation

- 0 Iterative 16x16.
- 1 Single-cycle 32x32.
- 2 Iterative 1-bit.

#### MULFAST Fast 16x16 Multiplications

- 0 Not implemented.
- 1 Implemented.

#### BPRED[2:0] Branch Prediction Scheme



- 0 Branch-always.
- 1 Branch-never.
- 2 Opcode.
- 3 PHT.
- 4 Gshare.

# ARCH[2:0] Processor Microarchitecture

- 1 RISC-V Low Power.
- 2 RISC-V High Performance.

# 4.1.3 Machine Implementation ID Register

31	30			• • •	26	25	24
R	R	R	R	R	R	R	R
1	0	0	0	0	0	0	0
23	22	21	20	19			16
R	R	R	R		R		
0	0	0	0		0x0	0	
15							0

R

0x0000



# 4.1.4 Machine Cause Register

31 30 24

INTR	EXC_CODE[30:0]
R	R
0	0

Interrupt	Exception Code	Description
1	0	User software interrupt
1	1	Supervisor software interrupt
1	2	Reserved
1	3	Machine software interrupt
1	4	User timer interrupt
1	5	Supervisor timer interrupt
1	6	Reserved
1	7	Machine timer interrupt
1	8	User external interrupt
1	9	Supervisor external interrupt
1	10	Reserved
1	11	Machine external interrupt
1	≥ 12	Reserved
1	0xFFFF	Non-maskable interrupt
0	0	Instruction address misalign
0	1	Instructin access fault
0	2	Illegal instruction
0	3	Breakpoint
0	4	Load address misalign
0	5	Load access fault
0	6	Store/AMO adddress misalign
0	7	Store/AMO access fault
0	8	Environment call from U-mode
0	9	Environment call from S-mode
0	10	Reserved
0	11	Environment call from M-mode
0	12	Instruction page fault
0	13	Load page fault
0	14	Reserved
0	15	Store/AMO page fault
0	≥ 16	Reserved



# 4.2 User-Level CSRs

The table below summarizes the implemented user-level CSRs.

Number	Privilege	Name	Description			
User Counter/Timers						
0xC00	URO	cycle	Cycle counter for RDCYCLE instruction			
0xC01	URO	time	Timer for RDTIME instruction			
0xC02	URO	instret	Instructions-retired counter for RDINSTRET instruction			
0xC80	URO	cycleh	Upper 32-bits of cycle, RV32I only			
0xC81	URO	timeh	Upper 32-bits of time, RV32I only			
0xC82	URO	instreth	Upper 32-bits of instret, RV32I only			




# 4.3 Custom Machine-Level CSRs

The table below summarizes the implemented custom machine-level CSRs.

Number	Privilege Name		Description					
User Counter/Timers								
0x7C0	MRW	mconfig0	Processor Configuration Register 0					
0x7C1	MRW	mconfig1	Processor Configuration Register 1					
0x7C2	MRW	mconfig2	Processor Configuration Register 2					
0x7C3	MRW	mtileid	Processor Tile Index					
0x7C8	MRW	mcontrol	Processor Control Register					
0x7C9	MRW	mstackmin	Minimum Stack Pointer Value Register					
0x7CA	MRW	mstackmax	Maximum Stack Pointer Value Register					
0x7CB	MRW	mdbgbaud	On-Chip Debugger Baud Register					
0x7CC	MRW	mremap	Memory Remap Register					
0x7CD	MRW	mromunlock	ROM Unlock Register					

# 4.3.1 Processor Configuration Register 0



 $\label{eq:msize} \textbf{IMSIZE[4:0]} \ \ On\mbox{-}Chip \ Instruction \ Memory \ Size \\ \ \ Amount \ of \ on\mbox{-}chip \ instruction \ memory \ -\ 2^{IMSIZE}b.$ 



#### DMSIZE[4:0] On-Chip Data Memory Size

Amount of on-chip data memory -  $2^{DMSIZE}b$ .

#### ICACHE Instruction Cache

Bit is set if processor has instruction cache.

#### ICSIZE[4:0] Instruction Cache Size

Size of instruction cache way -  $2^{ICSIZE}b$ .

#### MCTRL Multicore Controller

Bit is set if processor has Multicore Controller.

#### SPRAM Scratch-pad RAM

Bit is set if processor has scratch-pad RAM memory region.

#### SPRSIZE[4:0] Scratch-pad RAM Size

Size of scratch-pad RAM memory -  $2^{SPRSIZE}b$ .

#### PWD Power Management Controller

Bit is set if processor has Power Management Controller.

#### CSR System Controller

Bit is set if processor has System Controller.

#### **USER** User Mode

Bit is set if processor supports user mode.

#### MPU Memory Protection Unit

Bit is set if processor has Memory Protection Unit.

#### **SPROT** Stack Protection

Bit is set if processor has stack protection hardware.

#### ICWAY[2:0] Instruction Cache Ways

Number of instruction cache ways.



# 4.3.2 Processor Configuration Register 1

	31	30	29		28	27	26	25	24
									COMPR
	R	R	R		R	R	R	R	R
	0	0	0		0	0	0	0	0
23				21	20	19	18	17	16
		BREP[2:0]			MULFAST	FPGA	MULIN	ИР[1:0]	AROPT
		R			R	R	F	3	R
		0			1	0	(	0	0
15					12	11	10	9	8
		FPUNL	JM[3:0]			PERFCNT	MBIST	ENDIAN	DCWAY[2]
		F	₹			R	R	R	R
		1				1	0	0	2
7		6	5					1	0
	DCWA	\Y[1:0]				DCSIZE[4:0]			DCACHE
	F	3				R			R
	2	2				11			1

#### DCACHE Data Cache

Bit is set if processor has data cache.

#### DCSIZE[4:0] Data Cache Size

Size of data cache way -  $2^{DCSIZE}b. \label{eq:size}$ 

#### DCWAY[2:0] Data Cache Ways

Number of data cache ways.

#### **ENDIAN** System Endianness

- 0 Little-endian.
- 1 Big-endian.

#### MBIST MBIST Controller

Bit is set if memory BIST controller is implemented.

#### **PERFCNT** Performance Counter

Bit is set if high-resolution performance counter is implemented.

#### FPUNUM[3:0] Number of FPUs

Number of Floating Point Units.



#### **AROPT** Area Optimization

- 0 Not implemented.
- 1 Implemented.

#### MULIMP[1:0] Multiplier Implementation

- 0 Iterative 16x16.
- 1 Single-cycle 32x32.
- 2 Iterative 1-bit.

#### FPGA Technology

- O ASIC.
- 1 FPGA.

#### **MULFAST** Fast 16x16 Multiplications

- 0 Not implemented.
- 1 Implemented.

#### BPRED[2:0] Branch Prediction Scheme

- 0 Branch-always.
- 1 Branch-never.
- 2 Opcode.
- 3 Dynamic.

#### **COMPR** Compressed ISE

Compressed 16-bit instruction set extension.



# 4.3.3 Processor Configuration Register 2

	31	30				10	9	8
								VITERBI
	R	R	R	R	R	R	R	R
	0	0	0	0	0	0	0	0
7				4	3	2		0
		GNSS_BA	NKS[3:0]		DCLS		ARCH[2:0]	
		R	l		R		R	
		0			0		2	

#### ARCH[2:0] Processor Microarchitecture

- 0 Non-RISC-V.
- 1 RISC-V Low Power.
- 2 RISC-V High Performance.

### DCLS Dual-core Lockstep Implementation

- **0** Not implemented.
- 1 Implemented.

#### GNSS\_BANKS[3:0] GNSS Banks

Number of GNSS banks per processor core.

#### VITERBI Viterbi Decoder Implementation

- **0** Not implemented.
- 1 Implemented.



#### 4.3.4 Processor Control Register

31 24

	CORE_ID[7:0]									
	R									
			COF	RE_ID						
23	22				10	9	8			
							BPREDDIS			
R	R	R	R	R	R	R	R/W			
0	0	0	0	0	0	0	0			
7	6	5	4	3	2	1	0			
		DCLS		SPROTEN			EXC			
R	R	R	R	R/W	R	R	R			
0	0	0	0	0	0	0	1			

#### **EXC** Exception Support

Bit is set if processor supports exceptions.

#### **SPROTEN** Stack Protection Enable

Bit is used to enable or disable hardware stack protection.

#### DCLS Dual-core Lockstep Mode

Bit is set if processor is running in dual-core lockstep mode. If this bit is 0 after power-on reset processor does not support dual-core locktep mode.

#### **BPREDDIS** Disable Branch Prediction


Set this bit to disable branch prediction.

#### CORE\_ID[7:0] Core ID

Stores index of processor core.




# 4.3.5 Minimum Stack Pointer Value Register



### STACK\_MIN[31:0] Minimum Stack Pointer Value

Stores the minimal value of Stack Pointer Register. If Stack Protection is enabled, going below this value will cause an exception.

# 4.3.6 Maximum Stack Pointer Value Register



#### STACK\_MAX[31:0] Maximum Stack Pointer Value

Stores the maximum value of Stack Pointer Register. If Stack Protection is enabled, going above this value will cause an exception.



# 4.3.7 On-Chip Debugger Baud Register

31	30		• • •	• • •	26	25	24	
R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	
23	22	21	20	19				16
					BAUD_FI	RAC[3:0]		
R	R	R	R					
0	0	0	0					
15								8
			BAUD_M	IANT[15:8]				
			R	/W				
7								0
			BAUD_N	MANT[7:0]				
			R	/W				
			;	36				

### 4.3.8 ROM Unlock Register

31							24
			UNLOCK	_KEY[7:0]			
			V	V			
			(	)			
23	22				2	1	0
							UNLOCK
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0

### **UNLOCK** ROM Unlock

Setting this bit will unlock write operation to the ROM region. ROM region supports only 32-bit access.

#### UNLOCK\_KEY[7:0] Unlock Key

This field has to be set to 0xA5 value in order to enable changing ROM unlock state.



# 5. Tightly-Coupled Peripherals

# 5.1 Register Description Convention

This section presents the register description convention. The exemplary register description is presented below. The description contains register address and states if register is shared among all processor cores or each core have its exclusive copy. The next lines show particular bits and bit-fields with their names and bit positions. The third line describes the access type which can be read (R), write (W), read/write (R/W) or if bit is not used (N/A). The last line shows the default startup values.

Address:	0xF00A0014
Type:	shared/exclusive

.,,,,,,	orial our oxolaoli	•			
31	30			8 1	0
BIT31	BIT30			FIELD[4:0]	BIT0
R	W	R	R	R/W	N/A
1	0	0	0	5	0



# 5.2 Memory Map

The table below shows the memory map of Tightly-Coupled Peripherals region. Only word-size access is allowed. Otherwise peripheral exception will be raised. Unimplemented memory regions are read-only as 0x00000000. Attempt to perform a store operation on read-only address will silently fail.

Address	Peripheral
0xF0010000 - 0xF0010FFF	Multicore Controller
0xF0020000 - 0xF0020FFF	Power Management Controller
0xF0030000 - 0xF0033FFF	CSR Controller
0xF0038000 - 0xF00381FF	Platform-Level Interrupt Controller
0xF0038200 - 0xF00382FF	Inter-Core Interrupt Controller
0xF003C000 - 0xF003C1FF	Core Local Interruptor
0xF0070000 - 0xF0070FFF	Instruction Cache Controller
0xF0072000 - 0xF0072FFF	Data Cache Controller



# **5.3 Multicore Controller**

Multicore Controller is responsible for starting and stopping cores other than Core 0. When not used, cores are in reset state with their clocks turned off. The running core is turned off automatically after finishing its job or by using *Shutdown Register*. Multicore Controller registers are described in detail below.




Figure 5.1. Simplified processor cores clock gating scheme.

### 5.3.1 Registers List

Address Offset	Register	Name
0xF0010000	STATUS	Status Register
0xF0010004	CORE_NUM	Core Number Register
0xF0010008	CORE_SHDN	Shutdown Register
0xF0010010	CORE_0_ADDR	Core 0 Start Address Register
0xF0010014	CORE_1_ADDR	Core 1 Start Address Register
0xF0010018	CORE_2_ADDR	Core 2 Start Address Register
0xF00100D8	CORE_0_RUN	Core 0 Run Register
0xF00100DC	CORE_1_RUN	Core 1 Run Register
0xF00100E0	CORE_2_RUN	Core 2 Run Register



# 5.3.2 Status Register

**Address:** 0x00 **Type:** shared

31	30	•••			18	17	16
R	R	R	R	R	R	R	R
0	0	0	0	0 0 0		0	
15	14		• • •		2	2 1	
STAT15	STAT14				STAT2	STAT1	STAT0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	1

#### STATn Core n Status

Indicates if Core n is currently running. Only necessary bits are implemented.

# 5.3.3 Core Number Register

**Address:** 0x04 **Type:** shared

31

CORE\_NUM[31:0]

R

1

#### CORE\_NUM[31:0] Core Number

Stores the number of processor cores.



# 5.3.4 Shutdown Register

Address: 0x08
Type: shared

31 24 SHDN\_KEY[7:0] W 0 22 23 21 20 19 18 17 16 R R R R R R R R 0 0 0 0 0 0 0 0 0 15 14 . . . . . . . . . 2 1 SHDN15 SHDN14 SHDN2 SHDN1 W W W W W W R W

#### SHDNn Shut down Core n

0

0

Writing immediately causes Core *n* to shut down. The operation will succeed only when attempting to shut down cores that are currently active and *SHDN\_KEY* field is set properly. The operation will fail when bit corresponding to the Core 0 will be set. Use only when necessary. Only necessary bits are implemented.

0

0

0

0

#### SHDN\_KEY[7:0] Shutdown Key

This field has to be set to 0xA5 value in order to unlock shutdown function.

0



0

# 5.3.5 Start Address Registers

Address: 0x10

31 CORE\_0\_ADDR[31:0]

N/A

0

**Address:** 0x14 **Type:** shared

31

CORE\_1\_ADDR[31:0]

R/W 0

Address: 0x18

Type: shared

31

CORE\_2\_ADDR[31:0]

R/W 0

Address: ...

31 0

CORE\_n\_ADDR[31:0]

R/W

0

#### CORE\_n\_ADDR[31:0] Core n Start Address

Stores the Core *n* start address.



0

# 5.3.6 Core Run Registers

Address: 0xD8

31	30			8	7		0
			• • •			CORE_0_RUN[7:0]	
R	R	R	R	R		N/A	
0	0	0	0	0		0	
Address	0D.O						
	0xDC						
	shared						
31	30			8	7		0
						CORE_1_RUN[7:0]	
R	R	R	R	R		W	
0	0	0	0	0		0	
	0xE0						
Type:	shared						
31	30			8	7		0
						CORE_2_RUN[7:0]	
R	R	R	R	R		W	
0	0	0	0	0		0	
Address:							
31	30			8	7		0
			•••			CORE_n_RUN[7:0]	
R	R	R	R	R	•	W	
0	0	0	0	0		0	

# CORE\_n\_RUN[7:0] Core n Run

Core n begins to operate after writing 0xA5 value to this register.



# 5.4 Power Management Controller

Power Management Controller stores the last cause of processor reset and allows to software reset the processor. Detailed registers description is shown below.

### 5.4.1 Registers List

Address Offset	Register	Name
0xF0020004	RSTRSN	Reset Cause Register
0xF0020008	PWDRST	Reset Register
0xF002000C	DPRST	Deep Reset Register
0xF0020014	INFO	Info Register

### 5.4.2 Reset Cause Register

Address: Type:	0x04 shared						
31	30	• • •			10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
				WDTRST	PWDRST	DBGRST	PWRON
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	4

#### **PWRON** Power On Reset

Set if last reset cause was external reset.

#### **BDGRST** Debug Reset

Set if last reset was caused by On-Chip Debugger.

#### PWDRST Power Management Reset

Set if last reset was caused by using the Reset Register in Power Management Controller.

#### WDTRST Watchdog Reset

Set if last reset was caused by Watchdog.



# 5.4.3 Reset Register

**Address:** 0x08 **Type:** shared

31	30			8	7 0
					PWDRST[7:0]
R	R	R	R	R	W
0	0	0	0	0	0

#### PWDRST[7:0] Power Management Reset

Writing 0xA5 value to this field causes processor to reset. The On-Chip Debugger state remains unchanged.

### 5.4.4 Deep Reset Register

**Address:** 0x0C **Type:** shared

31	30			8	7 0
					DPRST[7:0]
R	R	R	R	R	W
0	0	0	0	0	0

#### DPRST[7:0] Power Management Deep Reset

Writing 0xA5 value to this field causes processor to deep reset. This register resets also the On-Chip Debugger.

#### 5.4.5 Info Register

**Address:** 0x14 **Type:** shared

<b>,</b> ,							
31	30				10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
_		_		0	2	ı	•
/	6	5	4	3	2	1	
					SYSPWDEN	COREPWDEN	MAINPWDEN
R	R	R	R	R	R	R	R
0	0	0	0	1	0	0	0



#### MAINPWDEN Main Core Power Down Enable

Bit is set in multicore system that allows to power down main core.

#### **COREPWDEN** Core Power Down Enable

Bit is set if system allows to shut down processor core.

#### SYSPWDEN System Power Down Enable

Bit is set if System Power Down feature is enabled.

#### COREPRES Core Clock Prescaler Enable

Bit is set if core clock prescaler is present.

#### PEROPRES Peripheral Clock Prescaler Enable

Bit is set if peripheral clock prescaler is present.



#### 5.5 CSR Controller

CSR Controller provides Machine-level access to all implemented CRSs in a memory-mapped manner. The memory-mapped address of particular CSR register can be calculated using the following formula: CSR\_ADDRESS = 0xF0030000 + (CSR\_NUMBER \* 4).

#### 5.5.1 Stack Protection Unit

Stack Protection Unit continuously monitors load and store operations with GPR[2] (Stack Pointer Register) used as a base register. In such a case, when generated address is out of given bounds the stack exception will be raised. Figure 5.2 presents the simplified stack exception generation datapath.




Figure 5.2. Simplified stack exception generation datapath.

#### 5.5.2 Non-maskable Interrupt

Non-maskable interrupt (NMI) is used for hardware error conditions, and cause an immediate jump to interrupt handler (mtvec register) running in M-mode regardless of the state of core's interrupt enable bit. The mepc register is written with the virtual address of the instruction that was interrupted, and mcause is set to a value 0xFFFF indicating the NMI. The NMI can thus overwrite state in an active machine-mode interrupt handler.

To be able to recover from NMI, mepc and mcause registers as well as mpp and mpie fileds from mstatus register are backed up during entering the NMI. The CSR controller will not allow to issue another NMI during the execution of NMI handler. Execution of MRET instruction will restore backed up values and re-enable NMI.



### 5.6 Platform-Level Interrupt Controller

Platform-Level Interrupt Controller prioritizes and distributes global interrupts in a RISC-V system. Figure 5.3 provides a quick overview of PLIC operation. The PLIC connects global interrupt sources to interrupt targets, which are usually hart contexts. The PLIC contains multiple interrupt gateways, one per interrupt source, together with a PLIC core that performs interrupt prioritization and routing. Each interrupt source is assigned a separate priority. The PLIC core contains a matrix of interrupt enable (IE) bits to select the interrupts that are enabled for each target. The PLIC core forwards an interrupt notification to one or more targets if the targets have any pending interrupts enabled, and the priority of the pending interrupts exceeds a per-target threshold. When the target takes the external interrupt, it sends an interrupt claim request to retrieve the identifier of the highest-priority global interrupt source pending for that target from the PLIC core, which then clears the corresponding interrupt source pending bit. After the target has serviced the interrupt, it sends the associated interrupt gateway an interrupt completion message and the interrupt gateway can now forward another interrupt request for the same source to the PLIC.




Figure 5.3. Platform-Level Interrupt Controller (PLIC) conceptual block diagram.



# 5.6.1 Registers List

Address Offset	Register	Name
0xF0038004	PRIOR_1	Interrupt Priority Register 1
0xF0038008	PRIOR_2	Interrupt Priority Register 2
0xF003803C	PRIOR_15	Interrupt Priority Register 15
0xF0038080	PENDING	Interrupt Pending Register
0xF0038084	ENABLE	Interrupt Enable Register
0xF0038088	THRESHOLD	Interrupt Threshold Register
0xF003808C	CLAIM	Interrupt Claim Register

# 5.6.2 Interrupt Priority Registers

Address: 0x04 Type: shared 31 . . . 2 0 . . . . . . 3 IRQ\_PRIOR1[2:0] R R R R R R/W 0 0 0 0 0 1 Address: 0x08 Type: shared 31 . . . . . . 3 2 0 IRQ\_PRIOR1[2:0] R R R R R R/W 0 0 0 0 0 1 Address: ... 31 3 2 0 IRQ\_PRIORn[2:0] R R R R R R/W 0 0 0 0 0 1

#### IRQ\_PRIORn[2:0] Interrupt Priority n Register

Stores the priority of consecutive interrupt sources from 1 to 15. Allowed values start from 1 (lowest priority) to 7 (highest priority). Value 0 is reserved.



# 5.6.3 Interrupt Pending Register

Address: 0x80

Type: exclusive

.ypo.	OXOIGOIVO						
31	30				18	17	16
R	R	R	R	R	R	R	R
0 15	0	0	0	0 3	0 2	0 1	0 0
IP15				IP3	IP1	IP0	
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0

IPn Interrupt Pending Source n

Set if interrupt source *n* is pending.

# 5.6.4 Interrupt Enable Register

Address: 0x84

Type:	exclusive						
31	30				18	17	16
R	R	R	R	R	R	R	R
Address: .	0	0	0	0	0	0	0
15				3	2	1	0
IE15				IE3	IE1	IE0	
R/W	R	R	R	R/W	R/W	R/W	R
0	Λ	0	0	0	Λ	Λ	Λ

IEn Interrupt Enable Source n

Setting bit IEn enables corresponding interrupt source.



## 5.6.5 Interrupt Threshold Registers

Address: 0x88

Type: exclusive

31			• • •	3	2 0
					THRESHOLD[2:0]
R	R	R	R	R	R/W
0	0	0	0	0	0

### THRESHOLD[2:0] Interrupt Threshold Register

Pending interrupt sources which priorities exceed threshold are forwarded to the target logic. Threshold value 0 means that every interrupt will be forwarded and value 7 means that no interrupt will be forwarded.

# 5.6.6 Interrupt Claim Registers

Address: 0x8C

Type: exclusive

31				3	2 0
					CLAIM[2:0]
R	R	R	R	R	R/W
0	0	0	0	0	0

### CLAIM[2:0] Interrupt Claim Register

Reading this register will retrieve the identifier of the highest-priority global interrupt source pending the target from the PLIC core, which then clears the corresponding interrupt source pending bit. Writting the same value as previously read sends the associated interrupt gateway an interrupt completion message and the interrupt gateway can now forward another interrupt request for the same source to the PLIC.



# 5.7 Inter-Core Interrupt Controller

Inter-Core Interrupt Controller is a device that can be used to send interrupt request from one core to another. Interrupt trigger register is used to write cores mask that will receive interrupt. Triggered core will see flag register containing mask of cores that triggered its interrupt. Interrupt flags has to be cleared by software.

# 5.7.1 Registers List

Address Offset	Register	Name
0xF0038200	ICORE_IRQ_MAP	Inter-Core Interrupt Mapping Register
0xF0038204	ICORE_IRQ_TRIG	Inter-Core Interrupt Trigger Register
0xF0038208	ICORE_IRQ_FLAG	Inter-Core Interrupt Flags Register

# 5.7.2 Inter-Core Interrupt Mapping Register

Address:	0x00						
Type:	shared						
31	30					17	16
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
0	0	0	0	0	0	0	0

IRQn Inter-Core Interrupt Mapping n

Stores the number of interrupt that will be recorded on inter-core interrupt event.



# 5.7.3 Inter-Core Interrupt Trigger Register

Address: 0x04

Type: exclusive

31	30	•••			2	1	0
CT31	CT30				CT2	CT1	CT0
W	W	W	W	W	W	W	W
N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

# CTn Core n Inter-Core Interrupt Trigger

Setting bit CTn causes Core n to receive an inter-core interrupt. Only necessary bits are implemented.

# 5.7.4 Inter-Core Interrupt Flags Register

Address: 0x08

**Type:** exclusive

31	30				2	1	0
CTF31	CTF30				CTF2	CTF1	CTF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

### CTFn Core n Trigger Flag

Bit CTF*n* is set if Core *n* triggered an inter-core interrupt on this core. Only necessary bits are implemented. Flags has to be cleared manually by writing one to corresponding bits.



# **5.8 Core Local Interruptor Controller**

The CLINT block holds memory-mapped control and status registers associated with software and timer interrupts.

# 5.8.1 Registers List

Address Offset	Register	Name
0xF003C000	MSIP0	Machine Software Interrupt Pending 0
0xF003C004	MSIP1	Machine Software Interrupt Pending 1
0xF003C080	MTIMECMP_LO_0	Machine Time Compare Low Register 0
0xF003C084	MTIMECMP_HI_0	Machine Time Compare High Register 1
0xF003C088	MTIMECMP_LO_1	Machine Time Compare Low Register 0
0xF003C08C	MTIMECMP_HI_1	Machine Time Compare High Register 1
0xF003C180	MTIME_LO	Machine Time Low Register
0xF003C184	MTIME_HI	Machine Time High Register
0xF003C188	MTIMECFG	Machine Time Config Register

# 5.8.2 Machine Software Interrupt Pending

**Address:** 0x000 **Type:** shared

31	30				2	1	0
							MSIP
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0

### MSIP Machine Software Interrupt Pending

Value is reflected in the MSIP bit of the MIP CSR. Harts may write each other's MSIP bits to effect interprocessor interrupts.



# 5.8.3 Machine Time Compare

**Address:** 0x080 **Type:** shared

31 0

MTIMECMP\_LO[31:0]

R/W

0

**Address:** 0x084 **Type:** shared

31 0 MTIMECMP\_HI[31:0]

R/W

0

### MTIMECMP[63:0] Machine Time Compare

Memory-mapped machine-mode timer compare register, which causes a timer interrupt to be posted when the MTIME register contains a value greater than or equal to the value in the MTIMECMP register. The interrupt remains posted until it is cleared by writing the MTIMECMP register. The interrupt will only be taken if interrupts are enabled and the MTIE bit is set in the MIE register. The implemented number of bits can be checked in the MTIMECFG register.

### 5.8.4 Machine Time Register

Address: 0x0180

Type: exclusive

31

MTIME\_LO[31:0]

R/W

0

**Address:** 0x0184 **Type:** exclusive

31

MTIME\_HI[31:0]

0

### MTIME[63:0] Machine Time Register

Timer counter value. The implemented number of bits can be checked in the MTIMECFG register.



# 5.8.5 Machine Time Config Register

Address:	0x188						
Type:	exclusive						
31	30	29	28	27	26	25	24
R	R	R	R	R	R	R	R
0 23	0 22	0	0	0	0	0	o 16
				MTIMEBITS[6:0]			
R				R			
0				56			
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7			4	3	2	1	0
	MTIME	SRC[3:0]					MTIMEEN
	R	/W		R	R	R	R/W
		0		0	0	0	0

#### MTIMEEN Machine Time Enable

Enable Machine Time Counter.

## MTIMESRC[3:0] Machine Time Clock Source

Machine Time clock source:

- 0 Processor core clock.
- 1 GNSS L1/E1 AFE clock.
- 2 GNSS L5/E5a AFE clock.
- 3 GNSS E5b AFE clock.
- 4 GNSS L2 AFE clock.
- **5** GNSS E6 AFE clock.
- 10 GNSS AUX0 AFE clock.
- 11 GNSS AUX1 AFE clock.
- 15 GNSS Virtual AFE clock.



# MTIMEBITS[6:0] Machine Timer Counter Bits

Number of implemented Machine Timer Counter bits.



### 5.9 Instruction Cache Controller

The instruction cache is a small, fast memory which stores copies of program instructions from frequently used main memory locations. The addresses seen by the processor core are divided into tag, index and offset bits. The index is used to select the set in the cache, therefore only a limited number of cache lines with the same index part can be stored at one time in the cache. The tag is stored in the cache and compared upon read. Figures 5.4 and 5.5 presents the cache address mapping examples.




Figure 5.4. 1 KiB/way, 32 bytes/line address mapping example.




Figure 5.5. 4 KiB/way, 16 bytes/line address mapping example.

Figures 5.6 and 5.7 presents the single cache tag entry examples. The first bit is used to determine if set is valid. The LRR bit is used in Least Recently Replaced algorithm. The remaining bits store the tag. When a read from cache is performed, the tags and data for all cache ways of the corresponding set are read out in parallel, the tags and valid bits are compared to the desired address and the matching way is selected. In the hit case, the instruction cache can deliver single instruction every clock cycle. In the miss case, the processor core will be stalled till the entire instruction cache line will be replaced.



Figure 5.6. Tag memory entry with LRR bit.

TAGSIZE	1_	0
TAG		VALID

Figure 5.7. Tag memory entry without LRR bit.



When the instruction cache is disabled, every time the processor requests for new instruction, the whole cache line is read. However only the demanding instruction is forwarded to the processor and cache tag memory is not updated. Because of high performance penalty caches should be disabled only when necessary.

Processor core instruction cache is disabled after reset. Before it can be enabled for the first time or again after disabling, the flush must be done using *Flush Register*. Instruction caches are automatically disabled after the corresponding processor core has stopped.

Detailed registers description is shown below.

## 5.9.1 Registers List

Address Offset	Register	Name			
0xF0070000	STATUS	Status Register			
0xF0070004	FLUSH	Flush Register			
0xF0070008	INFO	Info Register			

# 5.9.2 Status Register

Address: 0x00

**Type:** exclusive

31	30	• • • •	• • •	• • • •	2	1	0
							ICEN
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0

ICEN Instruction Cache Enable

Setting this bit enables instruction cache.



# 5.9.3 Flush Register

**Address:** 0x04 **Type:** exclusive

31 0 FLUSH[31:0]

> W N/A


### FLUSH[31:0] Flush Instruction Tag Memory

Writing any value to this register will start flush operation of instruction cache tag memory.

# 5.9.4 Info Register

Address: 0x08

Type: shared



### ICWAY[2:0] Instruction Cache Ways

Number of instruction cache ways.



### ICSIZE[4:0] Instruction Cache Size

Size of instruction cache way –  $2^{ICSIZE}b$ .

### ICLSIZE[3:0] Instruction Cache Line Size

Size of instruction cache line –  $2^{ICLSIZE}b$ .

### **VALID** Valid Bit

Valid bit.

### ICALG Replacement Algorithm

Line replacement algorithm in multiway instruction cache configuration:

- 0 Pseudo-random,
- 1 Least Recently Replaced.

### TAGSIZE[6:0] Tag Address Part Size

Number of address bits in instruction cache tag memory record.

### VER[3:0] Instruction Cache Version

Implemented instruction cache version:

- 0 High-performance.
- 3 Fault-tolerant.



### 5.10 Data Cache Controller

The data cache is a small, fast memory which stores copies of program data from frequently used main memory locations. The addresses seen by the processor core are divided into tag, index and offset bits. The index is used to select the set in the cache, therefore only a limited number of cache lines with the same index part can be stored at one time in the cache. The tag is stored in the cache and compared upon read. Figures 5.8 and 5.9 presents the cache address mapping examples.



Figure 5.8. 1 KiB/way, 32 bytes/line address mapping example.



Figure 5.9. 4 KiB/way, 16 bytes/line address mapping example.

Figures 5.10, 5.11 and 5.12 presents the single cache tag entry examples. The first bit is used to determine if set is valid. The LRR bit is used in Least Recently Replaced algorithm. The remaining bits store the tag. When a read from cache is performed, the tags and data for all cache ways of the corresponding set are read out in parallel, the tags and valid bits are compared to the desired address and the matching way is selected. In the hit case, the data cache can deliver single 32-bit word every clock cycle. In the miss case, the processor core will be stalled till the entire data cache line will be replaced. To save area, tag memories can be configured to store only necessary address tag bits depending on on-chip memories size. In such case the MSB defines if current set stores ROM data (0) or RAM data (1).



Figure 5.10. Full tag memory entry with LRR bit.

T.	AGSIZE+1	TAGSIZE 2	1	0
	0	TAG	LRR	VALID

Figure 5.11. Tag memory entry with LRR bit, pointing to ROM region.



TAGSIZE	TAGSIZE-1 1	0	
1	TAG	VALID	

Figure 5.12. Tag memory entry without LRR bit, pointing to RAM region.

When the data cache is disabled, every time the processor requests for new data from cachable region, the whole cache line is read. However only the demanding data is forwarded to the processor and cache tag memory is not updated. Because of high performance penalty caches should be disabled only when necessary.

Processor core data cache is disabled after reset. Before it can be enabled for the first time or again after disabling, the flush must be done using *Flush Register*. Data caches are automatically disabled after the corresponding processor core has stopped.

Detailed registers description is shown below.

# 5.10.1 Registers List

Address Offset	Register	Name			
0xF0072000	STATUS	Status Register			
0xF0072004	FLUSH	Flush Register			
0xF0072008	INFO	Info Register			

### 5.10.2 Status Register

Address: 0x00

Type: exclusive

31	30		• • •	3	2	1	0
					BUSY	FLUSH	DCEN
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0

#### **DCEN** Data Cache Enable

Setting this bit enables data cache.

#### FLUSH Data Cache Flush

Bit indicates if data cache flush is in progress.

#### **BUSY** Write Buffer Busy

Bit is set if data cache write buffer is busy.



# 5.10.3 Flush Register

**Address:** 0x04 **Type:** exclusive

31 0

FLUSH[31:0]

W

N/A

# FLUSH[31:0] Flush Data Tag Memory

Writing any value to this register will start flush operation of data cache tag memory.

# 5.10.4 Info Register

Address: 0x08

Type: shared

rype.	Silareu										
31	28 27										
		VER[3:0]				STOREBUF					
		R					R				
		0				6					
23	22	21						16			
						TAGSIZE[6:1]					
R	R					R					
0	0					22					
15	14		13	12	11			8			
TAGSIZE[0]	[	DCALG[1:0]		VALID			DCLSIZE[4:0]				
R		R		R			R				
22		0		1			6				
7						32		0			
		DCSIZ	E[4:0]				DCWAY[2:0]				
		F	?				R				

### DCWAY[2:0] Data Cache Ways

Number of data cache ways.

11



### DCSIZE[4:0] Data Cache Size

Size of data cache way –  $2^{DCSIZE}b$ .

### DCLSIZE[3:0] Data Cache Line Size

Size of data cache line –  $2^{DCLSIZE}b$ .

### **VALID** Valid Bit

Valid bit.

### DCALG Replacement Algorithm

Line replacement algorithm in multiway data cache configuration:

- 0 Pseudo-random,
- 1 Least Recently Replaced.

### TAGSIZE[6:0] Tag Address Part Size

Number of address bits in data cache tag memory record.

### STOREBUF[3:0] Store Buffer Size

Number of store buffer entries.

### VER[3:0] Data Cache Version

Implemented data cache version:

- 0 High-performance.
- 1 High-speed.
- 2 Low-power.
- 3 Fault-tolerant.



# 6. On-Chip Debugger

CCRV32ST-C processor implements a debug mode during which the processor pipeline is stalled. The On-Chip Debugger is used to control the processor cores during debug mode. The debug hardware have access to every memory and peripheral location defined in memory map. The On-Chip Debugger performs only 32-bit operations with big-endian byte order. Access to locations that are exclusive to every processor core, like scratch-pad ram, tightly-coupled peripherals or internal core memories, is possible by switching processor core context with debug context register. Before switching to another processor context, the host have to ensure that the interesting core is running. Otherwise, the On-Chip Debugger behavior is undefined. An external debug host can access On-Chip Debugger using serial wire interface or JTAG.

The table below shows the detailed description of Debug Region memory map. The visible content of locations starting from address 0xC1000000 depends on current debug context which points to the particular processor core.

Address	Description				
0xC0000000 - 0xC000000C	4 x Breakpoint				
0xC0000010 - 0xC000001C	4 x Watchpoint				
0xC0000020 - 0xC0000020	Burst Counter Register				
0xC0000024 - 0xC0000024	Debug Version Register				
0xC1000000 - 0xC100007C	Integer Register-File				
0xC1000080 - 0xC10000FC	Floating-Point Register-File				
	Instruction Cache Data Way 0				
0xC2000000 - 0xC20xxxxx	Instruction Cache Data Way 1				
0.0200000 0.020					
	Instruction Cache Data Way n				
	Instruction Cache Tag Way 0				
0xC2100000 - 0xC21xxxxx	Instruction Cache Tag Way 1				
0002100000 - 0002100000					
	Instruction Cache Tag Way n				
	Data Cache Data Way 0				
0xC2200000 - 0xC22xxxxx	Data Cache Data Way 1				
UNOZZUUGOU UNOZZNANA					
	Data Cache Data Way n				
	Data Cache Tag Way 0				
0xC2300000 - 0xC23xxxxx	Data Cache Tag Way 1				
0,0200000 0,020,000					
	Data Cache Tag Way n				



# 6.0.1 Version Register

Address: 0xC0000024

31		28	27				24
	DEBUG_START[3:0]				AMBA_S	TART[3:0]	
	R				F	3	
	0xC				0:	κE	
23		20	19				16
	PERIPH_START[3:0]				RAM_S1	ART[3:0]	
	R				F	3	
	0xF				0	×4	
15		12	11				8
	ROM_START[3:0]		PROC_ARCH[3:0]				
	R		R				
	0x0						
7		4		3	2	1	0
	BURST_SIZE[3:0]					MBIST_EN	BURST_EN
	R			R	R	R	R
	12			0	0	0	1

### BURST\_EN Burst Enable

Bit is set if debug burst transactions are allowed.

### MBIST\_EN MBIST Enable

Bit is set if memory BIST module is implemented.

### BURST\_SIZE[3:0] Burst Counter Size

Number of burst counter bits.

### PROC\_ARCH[3:0] Processor Architecture

Processor architecture code.

### ROM\_START[3:0] ROM Region Start

ROM region start address.

### RAM\_START[3:0] RAM Region Start

RAM region start address.

## PERIPH\_START[3:0] Peripherals Region Start

Tightly-coupled peripherals region start address.

### AMBA\_START[3:0] AMBA Region Start

AMBA peripherals region start address.



# DEBUG\_START[3:0] Debug Region Start

Debug region start address.



# 6.1 Serial Wire Debug

Serial Wire Debug unit consists of a UART communication with debug host using simple communication protocol with 8-bit, no parity, 1 stop bit frames. The On-Chip Debugger baud rate depends of current processor clock speed and content of the *On-Chip Debugger Baud Register* in Interrupt Controller. Before using the On-Chip Debugger, the user have to ensure that the processor is not in deep power down mode and its main clock is running. Otherwise the On-Chip Debugger will not respond.

#### 6.1.1 Baud Rate Detection

If not known, the On-Chip Debugger baud rate detection can be achieved by sending break frame by a debug host. As the result, the target will send 0x55 (U) char, which can be used to calculate On-Chip Debugger baud rate.

### 6.1.2 Debug Version

The Debug Version Register can be directly readout be sending 0x76 (v) command. Target will respond with Debug Version Register data. Before switching to another processor context, the host have to ensure that the interesting core is running. Otherwise, the On-Chip Debugger behavior is undefined.

### 6.1.3 Debug Context

After reset the debug context register points to the processor Core 0. This means that access to scratch-pad ram, tightly-coupled memories or internal core memories like caches or register files will be forwarded to the Core 0 exclusive resources. Debug context switch can be done at any moment by sending 8'b101xxxxx char, where the last 5 bits represent the core index. Target will respond with 0x06 (<ACK>) char. Before switching to another processor context, the host have to ensure that the interesting core is running. Otherwise, the On-Chip Debugger behavior is undefined.



## 6.1.4 Detecting Debug Mode

The detection of current processor mode can be done by sending 0x42 (B) char. If processor is not in the debug mode, the target will respond with 0x06 (<ACK>) char.

Otherwise the target will send one state frame for every processor core in the system.

$$\begin{array}{c|c} \textbf{HOST} & \texttt{0x42 (B)} \\ \hline \\ \textbf{TARGET} & \texttt{CPU\_0\_FRAME(t)} \rightarrow \texttt{CPU\_1\_FRAME(t)} \rightarrow \ldots \rightarrow \texttt{CPU\_} \textit{n\_FRAME(t)} \\ \end{array}$$

The 0x42 (B) char can also be used to resend the current processor state frame after losing sync with the target.

# 6.1.5 Processor Core State Frame

There are two types of processor core state frames: long and short. The long frame consists fo 26 bytes and is sent for a running processor core and a 2 byte short frame is sent for the stopped one. The structure of a long state frame is presented below.




Figure 6.1. Long and short processor core state frame structure.



Field	Description
0x7E (~)	Start of frame
	ID[7] = 0 - processor core is running
ID	ID[7] = 1 - processor core is stopped
	ID[6:0] - processor core index
PC	Current processor core program counter
INST	Current instruction opcode
RESULT	Result of arithmetic, logical, move
RESULI	and store conditional instructions
WDATA	Write data of store instruction
ADDR	Address of load and store instructions
LRESULT	Load instruction result

# 6.1.6 Entering Debug Mode

There are several methods of entering the debug mode. The user program can force processor to enter the debug mode by executing BREAK instruction with 0x0F code. The debug mode can be caused by executing certain program address or by performing access to the certain memory location. Finally, the debug mode can be caused by executing On-Chip Debugger command.

The list of events causing the processor to enter the debug mode is listed below:

- executing a BREAK instruction with 0x0F code
- · hardware breakpoint/watchpoint hit
- · executing debugger Break Command

When the processor core hit any of breakpoints or watchpoints, or after execution a BREAK instruction with 0x0F code, the processor will enter the debug mode and dump its state frames.

$$\begin{tabular}{ll} \textbf{TARGET} & CPU\_0\_FRAME(t) \rightarrow CPU\_1\_FRAME(t) \rightarrow \ldots \rightarrow CPU\_n\_FRAME(t) \\ \hline \end{tabular}$$



### 6.1.7 Break Command

One of the possible events that will cause processor to enter the debug mode is executing the break command by the On-Chip Debugger. The command will have no effect if processor is already in the debug mode.

**HOST** 0x62 (b) 
$$\begin{tabular}{lll} \hline \textbf{TARGET} & CPU\_0\_FRAME(t) \rightarrow CPU\_1\_FRAME(t) \rightarrow \ldots \rightarrow CPU\_n\_FRAME(t) \\ \hline \end{tabular}$$

### 6.1.8 Step Command

Step command will force processor cores to execute next single instruction and dump its new state frames. Command will have no effect if processor is not in the debug mode.

### 6.1.9 Leaving Debug Mode

There are three On-Chip Debugger command that will cause processor to leave the debug mode:

- Free Running Command
- · Processor Reset Command
- Debugger Reset Command

### 6.1.10 Free Running Command

After executing this command, the processor will leave the debug mode. Processor will enter debug mode again after occurring one of described earlier events. The command will have no effect if processor is not in the debug mode.



### 6.1.11 Processor Reset Command

After executing this command, the On-Chip Debugger will reset the processor. If processor was in the debug mode it will leave this state and than reset. Processor will enter debug mode again after occurring one of the described earlier events.

# 6.1.12 Debugger Reset Command

After executing this command, the On-Chip Debugger will reset its internal registers. Breakpoints and watchpoints will be cleared (set to 0xFFFFFFFF value) and internal Address Register will be zeroed. If processor was in the debug mode it will leave this state. Processor will enter debug mode again after occurring one of the described earlier events.

### 6.1.13 Address Command

This command is used to load 32-bit value into the internal On-Chip Debugger Address Register. This register value will be used to perform read and write operations on the memory map locations. This command is accessible weather the processor is in the debug mode or not.

**HOST** 
$$0x61 (a) \rightarrow ADDRESS$$
  $0x06 ()$ 



#### 6.1.14 Address Auto-Increment On/Off Command

After reset the address autoincrementation is enabled. This means that the internal Address Register is incremented by the value of 4 after each read or write operation. Autoincrementation can be disabled be sending 0x69 (i) char and turned on again after sending 0x49 (I) char. This command is accessible weather the processor is in the debug mode or not.

### 6.1.15 Memory Read Command

This command is used to read the content of memory location pointed by the internal Address Register. The command is accessible in the debug mode or if the Address Register points to the On-Chip Debugger internal registers (Breakpoint, Watchpoint, Burst Counter Register).

When the autoincrementation is enabled every Read Memory Command execution will dump consecutive memory location content.

### 6.1.16 Memory Write Command

This command is used to write data to the memory location pointed by the internal Address Register. The command is accessible in the debug mode or if the Address Register points to the On-Chip Debugger internal registers (Breakpoint, Watchpoint, Burst Counter Register).

**HOST** 
$$0x77 (w) \rightarrow DATA$$
  $x \rightarrow 0x06 ()$ 

When the autoincrementation is enabled every Memory Write Command execution will store data to the consecutive memory location.



### 6.1.17 Burst Counter Register

The On-Chip Debugger Burst Counter Register is located at address 0x91000000. The maximum allowed value of 0x1000 can result in instant reading or writing of 1024 words containing 32 bits each. When autoincrementation is enabled and Burst Counter Register is set to the value greater than 4, the memory read operation will stream programmed number of 32-bit words from consecutive locations pointed by the Address Register.

HOST
$$0x52 (A) \rightarrow 0xC0000020$$
 $0x77 (w) \rightarrow 0x0000000C$ TARGET $0x06 ()$  $0x06 ()$ HOST $0x52 (A) \rightarrow ADDRESS$  $0x06 ()$ HOST $0x6D (m)$  $0x6D (m)$ TARGET $0x6D (m)$  $0x6D (m)$ 

Similarly, when autoincrementation is enabled and Burst Counter Register is set to the value greater than 4, the memory write operation can be instantly followed by a number of 32-bit data that will be stored in consecutive memory locations.

HOST
$$0x52 (A) \rightarrow 0xC0000020$$
 $0x77 (w) \rightarrow 0x00000014$ TARGET $0x06 ()$  $0x06 ()$ HOST $0x52 (A) \rightarrow ADDRESS$  $0x06 ()$ HOST $0x77 (w) \rightarrow DATA_0 \rightarrow DATA_1 \rightarrow DATA_2 \rightarrow DATA_3 \rightarrow DATA_4$ TARGET $0x06 ()$ 



# 6.1.18 MBIST Run Command

After executing this command, if MBIST is present, the On-Chip Debugger will run the MBIST controller test procedure. The command returns <ACK> when all tested memories are functional and <NACK> otherwise.



# 6.2 JTAG Interface

JTAG interface provides a communication link with the debug host using simple communitation protocol which translates JTAG instructions to On-Chip Debugger commands. The JTAG interface supports the following 4-bit instructions:

Command	Opcode	Description
EXTEST	4'b0000	Instruction performs a PCB interconnect test, places an
		IEEE 1149.1 compliant device into an external boundary
		test mode, and selects the boundary scan register to be
		connected between TDI and TDO.
SAMPLE_PRELOAD	4'b0001	Instruction allows an IEEE 1149.1 compliant device to
		remain in its functional mode and selects the boundary
		scan register to be connected between the TDI and TDO
		pins.
IDCODE	4'b0010	Instruction is associated with a 32-bit identification
		register. Its data uses a standardized format that
		includes a manufacturer code.
HIGHZ	4'b0011	Instruction forces all output pins drivers into high
		impedance (High-Z) states.
DEBUG_COMMAND	4'b1000	Instruction is used to enter On-Chip Debugger command.
		Debug Command Register is selected to be connected
		between TDI and TDO.
DEBUG_DATA	4'b1001	Instruction is used to readout processor memory map
		content. Debug Data Register is selected to be
		connected between TDI and TDO.
DEBUG_STATUS	4'b1010	Instruction is used to readout processor core state
		frames. Debug Status register is selected to be
		connected between TDI and TDO.
BYPASS	4'b1111	Using this instruction, a device's boundary scan chain
		can be skipped, allowing the data to pass through the
		bypass register.



### 6.2.1 JTAG Debug Command Instruction

The Debug Command Instruction selects Debug Command Register to be connected between TDI and TDO pins. The Debug Command Register is 48-bit length on write and 8-bit read. Its purpose is to enter the On-Chip Debugger command. After entering the command, readout of this register can result in the value of 0x06 (<ACK>) if entering command was successful (CRC field matched), or 0x15 (<NACK>) otherwise. JTAG TAP Update-DR State is used to trigger CRC comparison, loading Debug Command Register with ACK or NACK char and execute the command on CRC match. The Debug Command Register is using CRC-8 calculated over COMMAND and DATA field to ensure the correct operation. CRC-8 uses  $x^8 + x^7 + x^4 + x^3 + x^1 + x^0$  polynomial. The Debug Command Register structure is shown in figure 6.2.




Figure 6.2. Debug Command Register structure.

Note, that during the same time the readout of 8-bit response is done, a potentially new command is shifted in through the TDI pin. Therefore it is strongly recommended to readout the entire 48-bit register or shift in new command.

#### 6.2.2 JTAG Debug Data Instruction

The Debug Data Instruction selects Debug Data Register to be connected between TDI and TDO pins. The Debug Data Register is 40-bit length. The 32-bit data field is followed by the CRC-8 field to ensure the correct operation. CRC-8 uses  $x^8 + x^7 + x^4 + x^3 + x^1 + x^0$  polynomial. The Debug Data Register is read-only and is loaded with stored Read Data Register on every JTAG TAP Capture-DR State. Next, when in the debug mode or if the Address Register points to the On-Chip Debugger internal registers, the On-Chip Debugger reads the memory content of location pointed by the current Address Register value and stores it in the Read Data Register. Finally, when the autoincrementation is enabled, the Address Register is incremented by the value of 4. The Read Data Register is cleared on the reset. The Debug Data Register structure is shown in figure 6.3.




Figure 6.3. Debug Data Register structure.



### 6.2.3 JTAG Debug Status Instruction

The Debug Status Instruction selects Debug Status Register to be connected between TDI and TDO pins. The Debug Status Register is composed of a 32-bit CRC-32 and 200-bit processor core status frame for every processor core in the system. CRC-32 is calculated over all remaining bits ans uses  $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^{8} + x^{7} + x^{5} + x^{4} + x^{2} + x^{1} + x^{0}$  polynomial. The Debug Status Register is read-only and is loaded with new data on every JTAG TAP Capture-DR State. The Debug Status Register structure is presented below:



 $\mathsf{TDO} \to$ 

Figure 6.4. Debug Stauts Register structure.

The structure of a processor core state frame is presented below. As can be seen, readout of the Debug Status Register can be used to determine if the processor is in the debug state or not.

199	192	191	160	159	128	127	96 9	5	64 63	3	2 31		0
STATU	S	PC		INST		RESULT		WDATA		ADDR		LRESULT	

 $\mathsf{TDO} \to$ 

Figure 6.5. JTAG processor core state frame structure.

Field	Description
STATUS	STATUS[7:0] = 0xFF - processor is not
	in the debug mode
	Otherwise:
	STATUS[7] = 0 - processor core is running
	STATUS[7] = 1 - processor core is stopped
	STATUS[6:0] - processor core index
PC	Current processor core program counter
INST	Current instruction opcode
RESULT	Result of arithmetic, logical, move
	and store conditional instructions
WDATA	Write data of store instruction
ADDR	Address of load and store instructions
LRESULT	Load instruction result

## 6.2.4 Debug Version

The Debug Version Register can be directly readout using Debug Version command. Read data is placed in the Read Data Register and can be readout using Debug Data Instruction.




Figure 6.6. Debug Version Command structure.

### 6.2.5 Entering Debug Mode

There are several methods of entering the debug mode. The user program can force processor to enter the debug mode by executing BREAK instruction with 0x0F code. The debug mode can be caused by executing certain program address or by performing access to the certain memory location. Finally, the debug mode can be caused by executing On-Chip Debugger command.

The list of events causing the processor to enter the debug mode is listed below:

- executing a BREAK instruction with 0x0F code
- hardware breakpoint/watchpoint hit
- · executing debugger Break Command

### 6.2.6 Debug Context

After reset the debug context register points to the processor Core 0. This means that access to scratch-pad ram, tightly-coupled memories or internal core memories like caches or register files will be forwarded to the Core 0 exclusive resources. Debug context switch can be done at any moment by using 8'b101xxxxx command, where the last 5 bits represent the core index. Before switching to another processor context, the host have to ensure that the interesting core is running. Otherwise, the On-Chip Debugger behavior is undefined.

The command is accessible in both debug mode or if the Address Register points to the On-Chip Debugger internal registers (Breakpoint, Watchpoint, Burst Counter Register).






Figure 6.7. Debug Context Command structure.

### 6.2.7 Break Command

One of the possible events that will cause processor to enter the debug mode is executing the break command by the On-Chip Debugger. The command will have no effect if processor is already in the debug mode. Host can check the current processor state by reading Debug Status Register using Debug Status Instruction.




Figure 6.8. Break Command structure.

### 6.2.8 Step Command

Step command will force processor cores to execute next single instruction. Command will have no effect if processor is not in the debug mode. Host can check the current processor state by reading Debug Status Register using Debug Status Instruction.




Figure 6.9. Step Command structure.



## 6.2.9 Leaving Debug Mode

There are three On-Chip Debugger command that will cause processor to leave the debug mode:

- Free Running Command
- Processor Reset Command
- Debugger Reset Command

## 6.2.10 Free Running Command

After executing this command, the processor will leave the debug mode. Processor will enter debug mode again after occurring one of described earlier events. The command will have no effect if processor is not in the debug mode.




Figure 6.10. Free Running Command structure.

#### 6.2.11 Processor Reset Command

After executing this command, the On-Chip Debugger will reset the processor. If processor was in the debug mode it will leave this state and than reset. Processor will enter debug mode again after occurring one of the described earlier events.




Figure 6.11. Reset Command structure.



## 6.2.12 Debugger Reset Command

After executing this command, the On-Chip Debugger will reset its internal registers. Breakpoints and watchpoints will be cleared (set to 0xFFFFFFFF value) and internal Address Register will be zeroed. If processor was in the debug mode it will leave this state. Processor will enter debug mode again after occurring one of the described earlier events.




Figure 6.12. Debugger Reset Command structure.

#### 6.2.13 Address Command

This command is used to load 32-bit value into the internal On-Chip Debugger Address Register. This register value will be used to perform read and write operations on the memory map locations. This command is accessible weather the processor is in the debug mode or not.




Figure 6.13. Address Command structure.



### 6.2.14 Address Auto-Increment On/Off Command

After reset the address autoincrementation is enabled. Autoincrementation can be enabled or disabled by executing the following commands. This command is accessible weather the processor is in the debug mode or not.




Figure 6.14. Auto-Increment Off Command structure.




Figure 6.15. Auto-Increment On Command structure.

## 6.2.15 Memory Read Command

This command is used to read the content of memory location pointed by the internal Address Register. Read data is placed in the Read Data Register and can be readout using Debug Data Instruction. After command execution, Address Register will be incremented if autoincrement option is enabled. The Memory Read Command is used to perform initial memory content read. After that, repeatedly reading of Debug Data Register can be used to read consecutive memory locations. The command is accessible in the debug mode or if the Address Register points to the On-Chip Debugger internal registers (Breakpoint, Watchpoint, Burst Counter Register).




Figure 6.16. Memory Read Command structure.



# 6.2.16 Memory Write Command

This command is used to write data to the memory location pointed by the internal Address Register. The command is accessible in the debug mode or if the Address Register points to the On-Chip Debugger internal registers (Breakpoint, Watchpoint, Burst Counter Register). After command execution, Address Register will be incremented if autoincrement option is enabled.




Figure 6.17. Memory Write Command structure.

#### 6.2.17 MBIST Run Command

After executing this command, if MBIST is present, the On-Chip Debugger will run the MBIST controller test procedure. The results can be readout from the MBIST controller perihperal.




Figure 6.18. MBIST Run Command structure.







ChipCraft Sp. z o.o.

Dobrzańskiego 3 lok. BS073, 20-262 Lublin, POLAND

www.chipcraft-ic.com

©2019 ChipCraft Sp. z o.o.

CCRV32ST-C-Doc\_092019.

ChipCraft®, ChipCraft logo and combination of thereof are registered trademarks or trademarks of ChipCraft Sp. z o.o. All other names are the property of their respective owners.

Disclaimer: ChipCraft makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. ChipCraft does not make any commitment to update the information contained herein.