Verilog-Mode AUTOS
Reducing the SystemVerilog Tedium

https://www.veripool.org/papers

Wilson Snyder

April 6, 2020

(Updated April 15, 2020)

# Agenda

- The Tedium of SystemVerilog
  - What do I mean by Tedium?
  - Why bother to reduce it?
  - How do we reduce it?
- Verilog-mode Features
  - Wires, Regs, Null Modules, etc...
  - Instantiations
- Help and Support

#### Tedium?

```
module tedium (
   input i1, i2,
   output o1, o2);
logic o1;
wire o2; ____
                       Wires declared for interconnections
wire inter1;
always comb
                          BTW, IEEE 2001's "always @*" based on Verilog-Mode!
  o1 = i1 | i2 | inter1;
sub s1 (.i (i1),
                                    .* - Saves lots of typing,
        ·o (o2),
                             But can't see what's being connected!
        .*);
sub s2 (.i (i1),
        ·o (o2),
                           Hand-coded non-
        .*);
                           direct connections
endmodule
```

### Why eliminate redundancy?

- Faster to modify the code
- Reduces spins on fixing lint or compiler warnings
- Easier to name signals consistently through the hierarchy
  - Reduce cut & paste errors on multiple instantiations.
  - Make it more obvious what a signal does.
- Reducing the number of lines is goodness
  - Less code to "look" at.
  - Less time typing.



#### What would we like in a fix?

- Don't want a new language
  - All tools would need a upgrade!
- Don't want a preprocessor
  - Yet another tool to add to the flow!
  - Would need all users to have the preprocessor!
- Want code always as "valid" SystemVerilog
  - Want non-tool users to remain happy
  - Enable editing code without the tool
- Want trivial to learn basic functions
  - Let the user's pick up new features as they need them
- Want wide industry use at Arm, Altera, AMD, Analog, Broadcom, Cisco, Cray, Intel, MIPS, Marvell, Qualcomm, TI...
- Verilog-Mode delivers

#### Idea... Use comments!

```
The program replaces the text
   /*AUTOINST*/ is a
                                    after the comment with the
    metacomment.
                                         sensitivity list.
                                sub s1 (/*AUTOINST*/
sub s1 (/*AUTOINST*/);
                                         .i (i),
                                         .0 (0));
{edit ports of sub}
                                sub s1 (/*AUTOINST*/
                                         .i (i),
sub s1 (/*AUTOINST*/
                                         .new(new),
         .i (i),
                                         .0 (0));
         .0 (0));
    If you then edit it, just rerun.
```




# Verilog-Mode

- Expansion is best if in the editor
  - "See" the expansion and edit as needed
- Verilog-mode package for Emacs
- Reads & expand /\*AUTOs\*/
  - Magic key sequence for inject/expand/deexpand
- May use as stand-alone tool, or called from other editors

#### C-c C-z: Inject AUTOs

wsnyder



or "\$ emacs --batch file.sv -f verilog-batch-auto-inject"

#### C-c C-a and C-c C-k

wsnyder

With this key sequence,
Verilog-Mode parses the verilog code, and
expands the text after any /\*AUTO\*/ comments.

```
*AUTOWIRE*/
/*AUTOWIRE*/
                                      wire o;
wire o;
                           C-c C-a
                                      sub s1 (/*AUTOINST*/
sub s1 (/*AUTOINST*/) (or use menu)
                                               .i (i),
                                               .0 (0));
                            C-c C-k
                           (or use menu)
                                                    (Verilog-Mode)
            (Verilog-Mode)
                                          GNU Emacs
  GNU Emacs
```

or "\$ emacs --batch file.sv -f verilog-batch-auto"

#### But the vi & Eclipse users revolt!

- Call Emacs as part of your flow or other editor
  - emacs --batch filename. sv -f verilog-batch-auto
  - Likewise verilog-batch-delete-auto, verilog-batch-inject-auto, verilog-batch-indent
- Again, the code is always valid!
  - Anyone can simply edit the code and not care about Verilog-Mode
    - Of course, they need to manually update what would have been done automatically
  - Thus AUTOs are popular in commercial IP

## Agenda

- The Tedium of SystemVerilog
  - What do I mean by Tedium?
  - Why bother to reduce it?
  - · How do we reduce it?
- Verilog-mode Features
  - Wires, Regs, Null Modules, etc...
  - Instantiations
- Help and Support

#### **Sensitivity Lists**

wsnyder

```
Alternatively, /*AS*/ is short
                                    Note "q" is a output, so
      for /*AUTOSENSE*/
                                   doesn't end up in the list.
always @ (/*AS*/)
                                   always @ \\/ /*AS*/
  begin
                                            a or b or c
    if (x) q = a;
                                              or x or y)
    else if (y) q = b;
                                     begin
    else q = (c);
                                       if (x) q = a;
                                       else if (y) q = b;
  end
                                       else q = c;
                                     end
```

(Verilog-Mode

GNU Emacs

Verilog-2001 took this idea from Verilog-Mode and created "always @\*" I'd suggest using @\* and only use /\*AS\*/ when you want to see what a large block is sensitive to.

GNU Emacs

(Verilog-Mode)



#### **Argument Lists**

wsnyder

/\*AUTOARG\*/ parses the input/output/inout statements.

Or, Verilog-2001 allows ANSI format. Make a team decision which to adopt.

```
module m (/*AUTOARG*/)
  input a;
  input b;
  output [31:0] q;
   GNU Emacs
             (Verilog-Mode)
```

```
module m (/*AUTOARG*/
  // Inputs
  a, b
     Outputs
  q)
  input a;
  input b;
  output [31:0] q;
             (Verilog-Mode)
    GNU Emacs
```

#### **Automatic Wires**

wsnyder

/\*AUTOWIRE\*/ takes the outputs of sub modules and declares wires for them (if needed -- you can declare them yourself).

```
...
/*AUTOWIRE*/
/*AUTOREG*/
a a (// Outputs
    .bus (bus[0]),
    .z (z));
b b (// Outputs
    .bus (bus[1]),
    .y (y));

GNU Emacs (Verilog-Mode)
```

```
/*AUTOWIRE*/
// Beginning of autos
wire [1:0] bus;  From a,b
wire
           y; // From b
wire
           z; // From a
// End of automatics
/*AUTOREG*/
a a (
     // Outputs
     .bus
            (bu/s[/)])
            (z))
     . Z
b b (
     // Outputs
            (bus[1]),
     .bus
             (y));
             (Verilog-Mode)
    GNU Emacs
```

### Datatypes

wsnyder

Verilog-Mode needs a regexp to identify what is a data type

```
/*AUTOWIRE*/
wire my_type_t connect;
...
// Local Variables:
// verilog-typedef-regexp: "_t$"
// End:
GNU Emacs (Verilog-Mode)
```

### **Automatic Registers**

wsnyder

```
...
output [1:0] from_a_reg;
output not_a_reg;

/*AUTOWIRE*/
/*AUTOLOGIC*/
wire not_a_reg = 1'b1;

cNU Emacs (Verilog-Mode)
```

/\*AUTOLOGIC\*/ saves having to duplicate logic statements for nets declared as outputs. (If it's declared as a wire, it will be ignored, of course.)

```
output [1:0] from_a_reg;
output
       not a reg;
 /*AUTOWIRE*/
 /*AUTOLOGIC*/
 // Beginning of autos
 logic [1:0] from_a_reg;
 // End of automatics
wire not_a_reg = 1'b1;
 always
   ... from a reg = 2'b00;
              (Verilog-Mode)
     GNU Emacs
```

### Resetting Signals

wsnyder

/\*AUTORESET\*/ will read signals in the always that don't have a reset, and reset them.

```
logic [1:0] a;
always @(posedge clk)
  if (reset) begin
    fsm < ST RESET;
    /*AUTORESET*/
  end
  else begin
    a <= b;
    fsm <= ST OTHER;
  end
end
   GNU Emacs
             (Verilog-Mode)
```

Also works in "always @\*" it will use = instead of <=.

```
logic [1:0] a;
always @(posedge clk)
  if (reset) begin
    fsm <= ST RESET;</pre>
    /*AUTORESET*/
    a \le 2'b0;
  end
  else begin
    a <= b;
    fsm <= ST_OTHER;</pre>
  end
      GNU Emacs
                (Verilog-Mode)
```



#### Null/Stub Modules, Tieoffs

wsnyder

AUTOINOUTMODULE will copy I/O from another module. AUTOTIEOFF will terminate undriven outputs, and AUTOUNUSED will terminate unused inputs.

```
module ModStub
     /*AUTOINOUTMODULE
                 ("Mod")*/
     );
  /*AUTOWIRE*/
  /*AUTOREG*/
  /*AUTOTIEOFF*/
  wire _unused_ok = &{
     /*AUTOUNUSED*/
     1'b0};
endmodule
             (Verilog-Mode)
    GNU Emacs
```

```
module ModStub (
     /*AUTOINOUTMODULE
                ( "Mod" ) */
     input
                  mod_in,
     output [2:0] mod out
     );
  /*AUTOWIRE*/
  /*AUTOREG*/
  /*AUTOTIEOFF*/
  wire [2:0] mod_out = 3'b0;
  wire _unused_ok = &{
     /*AUTOUNUSED*/
     mod_in,
     1'b0};
endmodule
              (Verilog-Mode)
     GNU Emacs
```

### **Script Insertions**

```
Insert Lisp result.

/*AUTOINSERTLISP(insert "//hello")*/

/*AUTOINSERTLISP(insert (shell-command-to-string "echo //hello"))*/

GNU Emacs (Verilog-Mode)
```



#### `ifdefs

wsnyder

We manually put in the ifdef, as we would have if not using Verilog-mode.

Verilog-mode a signal referenced before the AUTOARG, leaves that text alone, and omits that signal in its output.

```
module m
                              module m
 ifdef c_input
                               ifdef c_input
                                C,
 endif
                              `endif
  /*AUTOARG*/)
                                /*AUTOARG*/
                                // Inputs
  input a;
                                a, b)
  input b;
                                input a;
`ifdef c input
                                input b;
  input c;
`endif
                               ifdef c input
                                input c;
                               endif
 GNU Emacs
           (Verilog-Mode)
                                        (Verilog-Mode)
```

# Why not automatic?

The `ifdefs would have to be put into the output text (for it to work for both the defined & undefined cases.)

One ifdef would work, but consider multiple nested ifdefs each on overlapping signals.
The algorithm gets horribly complex for AUTOWIRE etc.

#### **State Machines**

```
parameter [2:0] // synopsys enum mysm
    (SM)(IDLE) = 3'b000,
                                           Prefix to remove
    SM/ACT/ = 3'b100;
                                          from ASCII states.
logic [2:0]
                    // synopsys state vector mysm
    state_r, state_e1;
/*AUTOASCIIENUM("state r",( " stateascii r")
                    GNU Emacs (Verilog-Mode)
Sized for longest text.
/*AUTOASCIIENUM("state r", " stateascii r", "sm ")*/
logic [31:0] stateascii r
always @(state_r)
   casez ({state_r})
       SM_IDLE: _stateascii_r = ("idle")
       SM ACT: stateascii r = \"act "
       default: stateascii r = "%Err";
   endcase
                    GNU Emacs
                            (Verilog-Mode)
```


# Agenda

- The Tedium of Verilog
  - What do I mean by Tedium?
  - Why bother to reduce it?
  - How do we reduce it?
- Verilog-mode Features
  - Wires, Regs, Null Modules, etc...
  - Instantiations
- Help and Support



#### Simple Instantiations

wsnyder



```
submod s (/*AUTOINST*/
// Outputs
.out (out),
// Inputs
.in (in));
```

GNU Emacs

#### Keep signal names consistent!

The simplest case is the signal name on the upper level of hierarchy matches the name on the lower level. Try to do this when possible.

Occasionally two designers will interconnect designs with different names. Rather then just connecting them up, it's a 30 second job to use *vrename* from my Verilog-Perl suite to make them consistent.



### Instantiation Example

```
module pci (/*AUTOARG*/
            irdy, trdy);
 input irdy;
 input trdy;
 /*AUTOWIRE*/
 // Beginning of autos
 // End of automatics
 pci_mas mas (/*AUTOINST*/
        // Inputs
        .trdy (trdy));
 pci_tgt tgt (/*AUTOINST*/
        // Inputs
        .irdy (irdy));
```

### **Instantiation Example**

```
module pci (/*AUTOARG*/
            irdy, trdy);
 input irdy;
 input trdy;
 /*AUTOWIRE*/
 // Beginning of autos
wire mas_busy; // From mas.v
 // End of automatics
 pci mas mas (/*AUTOINST*/
       // Outputs
        .mas_busy (mas_busy),
        // Inputs
        .trdy (trdy));
pci_tgt tgt (/*AUTOINST*/
       // Inputs
        .irdy (irdy),
        .mas_busy (mas_busy));
```



#### **Exceptions to Instantiations**

wsnyder

Method 1: AUTO\_TEMPLATE lists exceptions for "submod." The ports need not exist.

(This is better if submod occurs many times.)

Method 2: List the signal before the AUTOINST. First put a // Input or // Output comment for AUTOWIRE.

#### **Initial Technique**

First time you're instantiating a module, let AUTOINST expand everything. Then cut the lines it inserted out, and edit them to become the template or exceptions.

```
/* submod AUTO_TEMPLATE (
    .z (otherz),
    );

*/
submod s (// Inputs
    .a (except1),
    /*AUTOINST*/
    .z (otherz),
    .b (b));

GNU Emacs (Verilog-Mode)
```

Signals not mentioned otherwise are direct connects.



### Multiple Instantiations

wsnyder

@ in the template takes the leading digits from the reference.
(Or next slide.)

```
submod AUTO_TEMPLATE
   .z (out[@]),
   .a (invec@[]))
* /
           (/*AUTOINST*/);
submod i0
submod i1 (/*AUTOINST*/);
submod i 2/
           (/*AUTOINST*/);
             (Verilog-Mode)
   GNU Emacs
```

[] takes the bit range for the bus from the referenced module. Generally, always just add [].

```
submod AUTO TEMPLATE (
    z (out \mathbb{Q})
    .a (invec@[]));
* /
submod i0 (/*AUTOINST*/
           .z (out[0]),
            .a (invec0[31:0]));
submod i1 (/*AUTOINST*/
           .z (out[1]),
               (invec1[31:0]));
               (Verilog-Mode)
      GNU Emacs
```

### Overriding @

wsnyder

A regexp after AUTO\_TEMPLATE specifies what to use for @ instead of last digits in cell name.

Below, @ will get name of module.

```
submod
    .z (out_@[]));
*/
            (/*AUTOINST*/);
submod i0
            (/*AUTOINST*/);
submod | i1
              (Verilog-Mode)
    GNU Emacs
```

```
submod AUTO_TEMPLATE (
            "\(.*\)" (
   .z (out @[]));
*/
submod i0 (/*AUTOINST*/
           .z (out i0));
submod i1 (/*AUTOINST*/
           .z (out i1));
               (Verilog-Mode)
     GNU Emacs
```

### Instantiations using RegExps

wsnyder

.\(\) indicates a Emacs regular expression.

@ indicates "match-a-number" Shorthand for \([0-9]+\)

```
/* submod AUTO_TEM_HATE (
.\(.*[^0-9]\)@ (\1[\2]),
);*/
submod i (/*AUTOINST*/);
```

```
/* submod AUTO_TEMPLATE (
    .\(.*[^0-9]\)@ (\1[\2]),
    );*/

submod i //*AUTOINST*/
    .vec2 (vec[2]),
    .vec1 (vec[1]),
    .vec0 (vec[0]),
    .scalar (scalar));
```

Bit number is second \(\) match (part of @), substituted for \2.

GNU Emacs

(Verilog-Mode)

#### Lisp Templates

For even more complicated cases, see the documentation on Lisp templates

Signal name is first \(\) match, substituted for \1.



### Instantiations using LISP

wsnyder

```
@"{lisp_expression}"
Decodes in this case to:
in[31-{the_instant_number}]
```

```
/* buffer AUTO_TEMPLATE
   .z (out [@]),
   .a (in[@"(-31@)"]));
* /
buffer i0 (/*AUTOINST*/);
buffer i1 (/*AUTOINST*/);
buffer i2 (/*AUTOINST*/);
            (Verilog-Mode)
   GNU Emacs
```

#### **Predefined Variables**

See the documentation for variables that are useful in Lisp templates:
vl-cell-type, vl-cell-name, vl-modport,
vl-name, vl-width, vl-dir.

```
/* buffer AUTO_TEMPLATE (
    .z (out[@]),
    .a (in[@"(- 31 @)"]));

*/
buffer i0 (/*AUTOINST*/
    .z (out[0]),
    .a (in[31]));
buffer i1 (/*AUTOINST*/
    .z (out[1]),
    .a (in[30]));

GNU Emacs (Verilog-Mode)
```



#### Instantiations with Parameters

wsnyder

AUTOINSTPARAM is similar to AUTOINST, but "connects" parameters.

```
submod #(/*AUTOINSTPARAM*/)
i (/*AUTOINST*/);

Regexp of desired
  parameters

submod #(/*AUTOINSTPARAM("DEPTH")*/)
b (/*AUTOINST*/);
```

#### **Interfaces**

```
module submod(
   my_iface.master ifport);
endmodule

module mod;
submod i (/*AUTOINST*/);
```



#### Parameter Values

or

wsnyder

Often, you want parameters to be "constant" in the parent module. verilog-auto-inst-param-value controls this.

```
submod #(.WIDTH(8))
i (/*AUTOINST*/); ____
GNU Emacs (Verilog-Mode)
```

```
submod #(.WIDTH(8))
i (/*AUTOINST*/
.out(out[WIDTH-1:0]));

// Local Variables:
// verilog-auto-inst-param-value:nil
// End:

GNU Emacs (Verilog-Mode)
```



#### **Exclude AUTOOUTPUT**

wsnyder

Techniques to exclude signals from AUTOOUTPUT (or AUTOINPUT etc).

1. Declare "fake" output


2. Use inclusive regexp

3. Set the output ignore regexp

4. Use concats to indicate exclusion



# SystemVerilog .\*





#### Where to Find Modules

wsnyder

#### 1. Acceptable

```
// Local Variables:
// verilog-library-flags:("-y dir1 -y dir2")
// End:
GNU Emacs (Verilog-Mode)
```

2. Best

```
// Local Variables:
// verilog-library-flags:("-f ../../input.vc")
// End:

GNU Emacs (Verilog-Mode)

// input.vc
-y dir1
-y dir2
Use same input.vc as you feed
```

to lint/synth/simulator

Jumping: C-c C-d

C-c C-d jumps to the definition of the entered module's name



### Agenda

- The Tedium of SystemVerilog
  - What do I mean by Tedium?
  - Why bother to reduce it?
  - · How do we reduce it?
- Verilog-mode Features
  - Wires, Regs, Null Modules, etc...
  - Instantiations
- Help and Support




### Tips for Large Deployments

- In regressions, make sure code stays fresh & AUTOable
  - verilog-batch-auto
    - Make script to update your whole tree
  - verilog-batch-diff-autos
    - Add regression lint check that are no stale AUTOs
  - verilog-auto-template-warn-unused
    - Add regression lint check that are no stale AUTO\_TEMPLATES
  - verilog-batch-indent
    - Reindent all code for Google style forced indentation methodology



### Verilog Menu Help

wsnyder



#### Also see

https://www.veripool.org/verilogmode-faq.html



# Homework Assignment

- Homework
  - Install Verilog-Mode
  - Try Inject-Autos
  - Use AUTOINST in one module
- Grow from there!



#### Open Source

wsnyder

- Distributed with GNU Emacs
  - But usually years out of date, so install sources
- https://www.veripool.org
  - Git repository
  - Bug Reporting there via github (Please!)
  - These slides at <a href="https://www.veripool.org/papers/">https://www.veripool.org/papers/</a>

#### Additional Tools

- Verilog-Perl Toolkit with Preprocessing, Renaming, etc
- Verilator Compile SystemVerilog into C++/SystemC, also Python coming soon!



