


Tiny Machine Learning

Vijay Janapa Reddi, Ph. D. | Associate Professor |
John A. Paulson School of Engineering and Applied Sciences | Harvard University |
Web: <http://scholar.harvard.edu/vijay-janapa-reddi>

Chips & Compilers Symposium at MLSys '22, Sep. 1, 2022



TinyML

What is Tiny Machine Learning (**TinyML**)?

TinyML

What is Tiny Machine Learning (**TinyML**)?

TinyML



Fast-growing field of **ML**



What is Tiny Machine Learning (**TinyML**)?


TinyML

Fast-growing field of **ML**




Algorithms, hardware, software


What is Tiny Machine Learning (**TinyML**)?




What is Tiny Machine Learning (**TinyML**)?



What is Tiny Machine Learning (**TinyML**)?



What is Tiny Machine Learning (**TinyML**)?



Mobile




Google Assistant






Google Assistant



IoT 1.0: Internet of Things




Google Assistant



IoT 2.0: Intelligence on Things




Google Assistant



IoT 2.0: Intelligence on Things

Bandwidth
Reliability
Latency
Privacy
Energy



Emerging TinyML Use Cases

Example: Smart shoes


- Kicking
- Penalty kicking
- Passing
- Dribbling
- ...




Emerging TinyML Use Cases

Example: Augmented Reality

- Eye tracking
- Hand tracking
- Computer vision
- Superresolution
- ...



Tiny Robot Learning



Duisterhof, B.P., Krishnan, S., Cruz, J.J., Banbury, C.R., Fu, W., Faust, A., de Croon, G.C. and Reddi, V.J., 2021, May. Tiny robot learning (tinyrl) for source seeking on a nano quadcopter. In *2021 IEEE International Conference on Robotics and Automation (ICRA)* (pp. 7242-7248). IEEE.




Duisterhof, B.P., Li, S., Burgués, J., Reddi, V.J. and de Croon, G.C., 2021, September. Sniffy bug: A fully autonomous swarm of gas-seeking nano quadcopters in cluttered environments. In *2021 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS)* (pp. 9099-9106). IEEE.

A DIGITAL



AN ELECTROMECHANICAL




“SMART” METER

ANALOG METER

Digitizer - AI on the edge

An ESP32 all inclusive neural network recognition system for meter digitalization

Overview Configuration Recognition File Server System



Raw Value:

038.5975

Corrected Value:

38.5975

Checked Value:

38.5975

Start Time:

20201118-075416

Last Page Refresh:06:57:39

Rich Array of Sensors

Motion Sensors

Gyroscope, radar,
magnetometer, accelerator

Acoustic Sensors

Ultrasonic, Microphones,
Geophones, Vibrometers

Environmental Sensors

Temperature, Humidity,
Pressure, IR, etc.

Touchscreen Sensors

Capacitive, IR

Image Sensors

Thermal, Image

Biometric Sensors

Fingerprint, Heart rate, etc.

Force Sensors

Pressure, Strain

Rotation Sensors

Encoders

...

No Good Data Left Behind

5 Quintillion

bytes of data produced
every day by IoT

<1%

of unstructured data is
analyzed or used at all

Forbes

Meet TinyML: The Latest Machine Learning Tech Having An Outsize Business Impact

Dr. Nicholas Nicoloudis, Brand Contributor, SAP BRANDVOICE | Paid Program Innovation

As device sensors proliferate across product development through insp... surfacing to provide actionable insi... There are sound economic reasons researchers predict IoT will have a trillion by 2025, identifying manufa... (trillion).



The rise of tinyML to collect data from edge devices is pretty much every indu...

The tinyML community was established in 2016 to... learning architectures, techniques, on-device analytics for a variety of (chemical, and others) at low power devices. One of the tinyML founders...

“...we are in the midst of the digital revolution, and we are seeing the ultimate benefits of extreme energy efficiency, intelligence and analytics at low cost, and with new features....”

Subscribe | Sign In | Search

EETimes

Machine learning at the edge: TinyML is getting big

MUST READ: Log4J flaw: Now state-backed hackers are using bug as part of attacks, researchers say

Written by George Anadiotis, Contributing Writer

Posted in Big on Data on June 7, 2021 | Topic: Big Data

Is it \$61 billion and 38.4% CAGR by 2028 or \$43 billion and 37.4% CAGR by 2027? Depends on which report outlining the growth of edge computing you choose to go by, but in the end it's not that different.

What matters is that edge computing is booming. There is growing interest by vendors, and ample coverage, for good reason. Although the definition of what constitutes edge computing is a bit fuzzy, the idea is simple. It's about taking compute out of the data center, and bringing it as close to where the action is as possible.

Whether it's stand-alone IoT sensors, devices of all kinds, drones, or autonomous vehicles, there's one thing in common. Increasingly, data generated at the edge are used to feed applications powered by machine learning models. There's just one problem: machine learning models were never designed to be deployed at the edge. Not until now, at least. Enter TinyML.

Tiny machine learning (TinyML) is broadly defined as a fast growing...

CIO

DIGITAL ISSUE | AWARDS | EVENTS | CIO THINK TANK | NEWSLETTERS | RESOURCES

Hot Topics | IT Leadership | Digital Transformation | Innovation | Data Analytics & AI | Enterprise Applications | Diversity and Inclusion

INSIDER | SIGN IN | REGISTER

Home



NEXT EVOLUTION OF MACHINE LEARNING IS UPON US

SPONSORED

How TinyML is powering big ideas across critical industries

BrandPost Sponsored by SAP | [Learn More](#) | JUL 18, 2021 4:31 PM PDT



From cars and TVs to lightbulbs and doorbells. So many of the objects in everyday life have 'smart' functionality because the manufacturers have built chips into them.

But what if you could also run machine learning models in something as small as a golf ball dimple? That's the reality that's being enabled by TinyML, a broad movement to run tiny machine learning algorithms on embedded devices, or those with...

Questions



How do we design an open-source ecosystem to enable TinyML to thrive in the face of heterogeneity?

How do we drive hardware and software co-design in a flexible manner across the complete system stack?

How do we benchmark the various TinyML solutions to enable “apples to apples” system comparisons?

Questions






How do we design an open-source ecosystem to enable TinyML to thrive in the face of heterogeneity?

How do we drive hardware and software co-design in a flexible manner across the complete system stack?


How do we benchmark the various TinyML solutions to enable “apples to apples” system comparisons?


250 Billion
MCUs today





Board	MCU / ASIC	Clock	Memory	Sensors	Radio
	Himax WE-I Plus EVB HX6537-A 32-bit EM9D DSP	400 MHz	2MB flash 2MB RAM	Accelerometer, Mic, Camera	None
	Arduino Nano 33 BLE Sense 32-bit nRF52840	64 MHz	1MB flash 256kB RAM	Mic, IMU, Temp, Humidity, Gesture, Pressure, Proximity, Brightness, Color	BLE
	SparkFun Edge 2 32-bit ArtemisV1	48 MHz	1MB flash 384kB RAM	Accelerometer, Mic, Camera	BLE
	Espressif EYE 32-bit ESP32-D0WD	240 MHz	4MB flash 520kB RAM	Mic, Camera	WiFi, BLE


Challenges






















TFLite Micro Design

- TFLite Micro uses an **interpreter** design
- Store the model as data and loop through its ops at **runtime**



instruction
ops



dispatch
loop



dispatch
loop

instruction
ops

Interpreter
(generally **slower** than compiled code)

```
int main() {
    function_a();
    function_b();

    printf("done!\n");
}

void function_a() {
    doSomething();
    saveTheWorld();
    machineLearning++;


    printf("a is complete\n");
}

void function_b() {
    x = 50;
    y = 249;
    z = 141;

    int result = run_conv(x,y,z);


    result += 61;
    printf("b is complete\n");
}
```

C/C++
code



Compiler
(generally **faster** than interpreted code)


ML is Different




- Each layer like a **conv** or **softmax** can take tens of thousands or even millions of cycles to complete execution

ML is Different

- Parsing overhead is **relatively small** for the TFMicro interpreter when we consider the **overall network graph**



Model	Total Cycles	Calculation Cycles	Interpreter Overhead
Visual Wake Words (Ref)	18,990.8K	18,987.1K	< 0.1%
Google Hotword (Ref)	36.4K	34.9K	4.1%



Sparkfun Edge 2
(Apollo 3 Cortex-M4)



Interpreter Advantages



instruction
ops

- Change the model
without recompiling
the code



instruction
ops



dispatch
loop

Interpreter Advantages

- Change the model
without recompiling
the code
- **Same operator code**
can be used across
multiple **different**
models in the system

Interpreter Advantages


Arduino
BLE Sense 33

Himax
WE-I Plus EVB

Espressif
EYE


SparkFun
Edge 2

- Same **portable** model serialization format can be used **across a lots of systems**.



Memory Improvements

- Selective op registration **reduces memory consumption by 30%**
- **Memory reduction varies by model**, depending on the operators used by the model



TensorFlow Lite Micro in a Nutshell

Built to fit on **embedded systems**:

- **Very small binary footprint**
- **No dynamic memory allocation**
- **No dependencies on complex parts of the standard C/C++ libraries**
- **No operating system dependencies, can run on bare metal**
- **Designed to be portable across a wide variety of systems**

arXiv:2010.08678v3 [cs.LG] 13 Mar 2021

TENSORFLOW LITE MICRO: EMBEDDED MACHINE LEARNING ON TINYML SYSTEMS

Robert David¹ Jared Duke¹ Adwait Jain¹ Vijay Janapa Reddi^{1,2}
Nat Jeffries¹ Jian Li¹ Nick Kreeger¹ Ian Nappier¹ Meghna Natraji¹
Shlomi Regev¹ Rocky Rhodes¹ Tiechen Wang¹ Pete Warden¹

ABSTRACT

TensorFlow Lite Micro (TFLM) is an open-source ML inference framework for running deep-learning models on embedded systems. TFLM is designed to be efficient, portable, and easy to use. We introduce TFLM to address the challenges of running ML on embedded systems, which make cross-platform interoperability nearly impossible. The framework adopts a unique interpreter-based approach that provides flexibility while overcoming these unique challenges. In this paper, we explain the design decisions behind TFLM and describe its implementation. We present an evaluation of TFLM to demonstrate its low resource requirements and minimal run-time performance overheads.

1 INTRODUCTION

Tiny machine learning (TinyML) is a burgeoning field at the intersection of embedded systems and machine learning. The world has over 250 billion microcontrollers (IC Insights, 2020), with strong growth projected over coming years. As such, a new range of embedded applications are emerging for neural networks. Because these models are extremely small (few hundred KBs), running on microcontrollers or DSP-based embedded subsystems, they can operate continuously with minimal impact on device battery life.

The most common ML technology is keyword spotting, also called hotword or keyword detection (Chan et al., 2014; Grusenmeyer et al., 2017; Zhang et al., 2017). Amazon, Apple, Google, and others use tiny neural networks on billions of devices to run always-on inferences for keyword detection—and this is just from the only TinyML application. Low-latency and low-power sensing of sensor signals from gyro, PPG optical sensors, and other devices enable consumer and industrial applications, including predictive maintenance (Goebel et al., 2020; Susto et al., 2014), acoustic-anomaly detection (Koizumi et al., 2019), visual object detection (Chowdhery et al., 2019), and human–computer interaction (Chavarriaga et al., 2013; Zhang & Sawhuk, 2012).

Unlocking machine learning's potential in embedded de-

¹Google ²Harvard University. Correspondence to: Pete Warden <petewarden@google.com>, Vijay Janapa Reddi <vj@eecs.harvard.edu>.

Proceedings of the 4th MLSys Conference, San Jose, CA, USA, 2021. Copyright 2021 by the author(s).

vices requires overcoming two crucial challenges. First and foremost, embedded systems have no unified TinyML framework. When engineers have deployed neural networks to such systems, they have built one-off frameworks that require significant expertise to maintain and extend. Such custom frameworks have tended to be narrowly focused, lacking features to support multiple applications and lacking portability across a wide range of hardware. The developer experience has therefore been painful, requiring hand optimization of models to run on a specific device. And altering these models to run on another device necessitates significant rework. A second, equally important second-order effect of this situation is that the slow pace and high cost of training and deploying models to embedded hardware prevents developers from easily justifying the investment required to build new features.

Another challenge limiting TinyML is that hardware vendors have related but separate needs. Without a generic TinyML framework, evaluating hardware performance in a neutral, vendor-agnostic manner has been difficult. Frameworks tied to specific devices, and it is hard to determine the source of improvements because they can come from hardware, software, or the complete vertically integrated solution. The lack of a generic framework makes it a barrier to wider adoption. To address this, the framework must also have a means of training a model on a higher-compute platform. TinyML must exploit a broad ecosystem of tools for ML, as well for orchestrating and debugging models, which are beneficial for production devices.

Prior efforts have attempted to bridge this gap. We can distill the major issues facing the frameworks into the following:

David, R., Duke, J., Jain, A., Janapa Reddi, V., Jeffries, N., Li, J., Kreeger, N., Nappier, I., Natraji, M., Wang, T. and Warden, P., 2021. Tensorflow lite micro: Embedded machine learning for tinyml systems. *Proceedings of Machine Learning and Systems*, 3, pp.800-811.


Questions




How do we design an open-source ecosystem to enable TinyML to thrive in the face of heterogeneity?

How do we drive hardware and software co-design in a flexible manner across the complete system stack?

How do we benchmark the various TinyML solutions to enable “apples to apples” system comparisons?




Board	MCU / ASIC	Clock	Memory	Sensors	Radio
	Himax WE-I Plus EVB HX6537-A 32-bit EM9D DSP	400 MHz	2MB flash 2MB RAM	Accelerometer, Mic, Camera	None
	Arduino Nano 33 BLE Sense 32-bit nRF52840	64 MHz	1MB flash 256kB RAM	Mic, IMU, Temp, Humidity, Gesture, Pressure, Proximity, Brightness, Color	BLE
	SparkFun Edge 2 32-bit ArtemisV1	48 MHz	1MB flash 384kB RAM	Accelerometer, Mic, Camera	BLE
	Espressif EYE 32-bit ESP32-D0WD	240 MHz	4MB flash 520kB RAM	Mic, Camera	WiFi, BLE



TinyML System Stack is Complicated

- Machine learning system stack is **complicated**
- Many **different** models, datasets, models, frameworks, formats, compilers, libraries, operating systems, targets
- The **cross-product** makes it challenging to decipher system performance



Apples-to-apples comparison



What task?
What model?
What dataset?
What batch size?
What quantization?
What software
libraries?
...



bench·mark

/'ben(t)SHmärk/

See definitions in:

All

Technology

Surveying

noun

1. a standard or point of reference against which things may be compared or assessed.
"a benchmark case"

Similar:

standard

point of reference

basis

gauge

criterion

specification



2. a surveyor's mark cut in a wall, pillar, or building and used as a reference point in measuring altitudes.

verb

evaluate or check (something) by comparison with a standard.

"we are **benchmarking** our performance against external criteria"

Definitions from Oxford Languages

Feedback


Benchmarking

Use to

- **Compare** solutions
- **Inform** selection
- **Measure** and track progress
- **Raise the bar, advance** the field

Requires

- **Methodology** that is both fair and rigorous
- **Community** support and consensus



Provides

- **Standardization** of use cases and workloads
- **Comparability** across heterogeneous HW/SW systems
- **Complex characterization** of system compromises
- **Verifiable and Reproducible** results

Wide Array of ML Tasks

Task Category	Use Case	Model Type	Datasets
Audio	Audio Wake Words Context Recognition Control Words Keyword Detection	DNN CNN RNN LSTM	Speech Commands Audioset ExtraSensory Freesound DCASE
Image	Visual Wake Words Object Detection Gesture Recognition Object Counting Text Recognition	DNN CNN SVM Decision Tree KNN Linear	Visual Wake Words CIFAR10 MNIST ImageNet DVS128 Gesture
Physiological / Behavioral Metrics	Segmentation Anomaly Detection Forecasting Activity Detection	DNN Decision Tree SVM Linear	Physionet HAR DSA Opportunity
Industry Telemetry	Sensing Predictive Maintenance Motor Control	DNN Decision Tree SVM Linear Naive Bayes	UCI Air Quality UCI Gas UCI EMG NASA's PCoE



Goals



Enforce performance result replicability to ensure reliable results



Use representative workloads, reflecting production use-cases



Encourage innovation to improve the state-of-the-art of ML



Accelerate progress in ML via **fair and useful measurement**




Serve both the **commercial and research communities**



Keep **benchmarking affordable** so that all can participate

MLPerf “Tiny” Tasks


Keyword Spotting




Visual Wake Words



Anomaly Detection



Tiny Image Classification





Warden, Pete. "Speech commands: A dataset for limited-vocabulary speech recognition." *arXiv preprint arXiv:1804.03209* (2018).

Chowdherry, Aakanksha, et al. "Visual wake words dataset." *arXiv preprint arXiv:1906.05721* (2019).

Purohit, Harsh, et al. "MIMII dataset: Sound dataset for malfunctioning industrial machine investigation and inspection." *arXiv preprint arXiv:1909.09347* (2019).

Krizhevsky, Alex, and Geoffrey Hinton. "Learning multiple layers of features from tiny images." (2009): 7.



Metrics

Latency

Small fast dataset

Loop of inferences

No data-dependent execution

```
Runtime requirements have been met.  
Performance results for window 10:  
# Inferences : 1000  
Runtime : 10.524 sec.  
Throughput : 95.020 inf./sec.  
Runtime requirements have been met.  
-  
Median throughput is 95.019 inf./sec.  
-
```



Accuracy

Evaluate on larger dataset

Top-1 accuracy & AUC

CLOSED: meet threshold

V.



OPEN: part of the metrics

Energy

No
“cherry-picking”

Power Monitor
setup

Median result



MLPerf Tiny in a Nutshell

Built to benchmark **embedded ML systems**:

- Standardize best practices in TinyML benchmarking
- Measure both ML performance and power consumption
- Designed to be portable across a wide variety of systems

Division	Dataset	Training	Model	Numerics	Framework	Hardware	Demonstrates
Closed	X	X	X	INT-8 PTQ	TensorFlow Lite Micro	ARM MCU	Baseline performance results on the reference platform.
Closed	X	X	X	INT-8 PTQ	TensorFlow Lite Micro	RISC-V MCU	Performance of a RISC-V microcontroller customized for neural network inference.
Closed	X	X	X	FP-32 & INT-8 PTQ	LEIP Framework	RasPi 4	Capabilities of a software-only optimization toolchain that is agnostic of the hardware.
Closed	X	X	X	INT-8 PTQ	Syntiant TDK	Neural Network Accelerator	Ultra-low power hardware efficiency for running deep neural networks.
Open	X	QKeras	✓	Int-6/8 QAT	HLS4ML	FPGA	Rapid end-to-end development of machine learning accelerators on reconfigurable fabrics.

arXiv:2106.07597v4 [cs.LG] 24 Aug 2021

MLPerf Tiny Benchmark

Colby Banbury^{*} Vijay Janapa Reddi^{*} Peter Torelli[†] Jeremy Holleman^{††} Nat Jeffries[‡]

Csaba Kiraly^{*} Pietro Montino^{*} David Kanter^{*} Sebastian Ahmed^{††} Danilo Pau^{‡‡}

Urmish Thakker^{*} Antonio Torriani^{††} Peter Warden^{*} Jay Cordaro^{*} Giuseppe Di Guglielmo^{††}

Javier Duarte^{††} Stephen Gibellini^{*} Videet Parikh[†] Honson Tran^{*} Nhan Tran^{††}

Niu Wenxu^{††} Xu Xuesong^{††}

Abstract

Advancements in ultra-low-power *tiny* machine learning (TinyML) systems present a significant opportunity for edge computing. However, continued progress is limited by the lack of a widely accepted and easily reproducible benchmark for these systems. To meet this need, we present MLPerf Tiny, the first industry-standard benchmark suite for ultra-low-power tiny machine learning systems. The benchmark suite is the collaborative effort of more than 50 organizations, including academic, industry, and open source contributors. MLPerf Tiny measures the accuracy, latency, and energy of machine learning inference to properly evaluate the tradeoffs between systems. Additionally, MLPerf Tiny implements a modular design that enables benchmark submitters to show the benefits of their product, regardless of where it falls on the ML deployment stack, in a fair and reproducible manner. The suite features four benchmarks: keyword spotting, visual wake words, image classification, and anomaly detection.

1 Introduction

Machine learning (ML) inference on the edge is an increasingly attractive prospect due to its potential for increasing energy efficiency [4], privacy, responsiveness, and autonomy of edge devices. Thus far, the field edge ML has predominantly focused on mobile inference, but in recent years, there have been major strides towards expanding the scope of edge ML to ultra-low-power devices. The field, known as “TinyML” [1], achieves ML inference under a milli-Watt, and thereby breaks the traditional tradeoff between power and computation needed to perform inference on-device, and on-sensor. TinyML enables greater responsiveness and privacy while avoiding the energy cost associated with wireless communication, which at this scale is far higher than that of compute [5]. Furthermore, the efficiency of TinyML enables a class of smart, battery-powered, always-on applications that can revolutionize the real-time collection and processing of data. Deploying advanced ML applications at this scale requires the co-optimization of each layer of the ML deployment stack to achieve the maximum efficiency. Due to this complex optimization,

^{*}Harvard University, [†]EMBC, [‡]Syntiant, ^{††}UNC Charlotte, ^{†††}Google, ^{††††}Digital Catapult, ^{†††††}VoiceMod, ^{††††††}MLCommons, ^{†††††††}Qualcomm, ^{††††††††}STMicroelectronics, ^{†††††††††}SambaNova Systems, ^{††††††††††}Silicon Labs, ^{†††††††††††}Columbia, ^{††††††††††††}UCSD, ^{†††††††††††††}Latent AI, ^{††††††††††††††}Fermilab, ^{†††††††††††††††}Peng Cheng Labs

Preprint. Under review.

Banbury, C., Reddi, V.J., Torelli, P., Holleman, J., Jeffries, N., Kiraly, C., Montino, P., Kanter, D., Ahmed, S., Pau, D. and Thakker, U., 2021. Mlperf tiny benchmark. NeurIPS'21

Toward Emerging Multi-DNN Models

Pipelined DNNs



Keyword
Spotting

Speech
Processing

- Back-to-back execution
- Execution dependency

Concurrent DNNs



Eye
Tracking

Obstacle
Detection

Video
Processing

- Concurrent execution
- Execution deadline

Concurrent & Pipelined DNNs

Obstacle
Detection

Eye
Tracking

Foveated
Rendering

- Challenges from both pipelined and concurrent

MetaBench in a Nutshell (Stay Tuned!)

- We **demystify the unique features and challenges of MMMT workloads** for Metaverse applications
- We **provide a taxonomy of MMMT workloads** to understand new classes of deep learning inference workloads and discuss their feature and challenges
- Based on realistic applications, we propose a **real-time MMMT benchmark suite** that models the different Metaverse end-user usage scenarios.
- We also **discuss the need for new scoring metrics** that reflect ML system performance in a useful manner.

MetaBench: Real-Time Multi-Model Benchmark for Metaverse

Hyoukjun Kwon^{*}
Meta
hyoukjunkwon@fb.com

Colby Banbury
Harvard University
cbanbury@cs.harvard.edu

Yu-Hsin Chen
Meta
yhc@fb.com

Harshit Khatan
Meta
hkhatan@fb.com

Liangzhen Lai
Meta
liangzhen@fb.com

Vikas Chandra
Meta
vchandra@fb.com

Krishnakumar Nair^{*}
Meta
krishnanair@fb.com

Mark Mazumder
Harvard University
markmazumder@harvard.edu

Jinook Song^{*}
Meta
jinooksong@fb.com

Tushar Krishna
Georgia Institute of Technology
tushar@ece.gatech.edu

Vijay Janapa Reddi
Harvard University
vijay@eecs.harvard.edu

Peter Capak
Meta
petercapak@fb.com

Jinoo Song^{*}
Meta
jinooksong@fb.com

Tushar Krishna
Georgia Institute of Technology
tushar@ece.gatech.edu

Vijay Janapa Reddi
Harvard University
vijay@eecs.harvard.edu

ABSTRACT

Real-time multi-model multi-task (MMMT) workloads is a new deep learning inference workload observed in recently emerging applications such as the Metaverse, which couples real-time interactivity with computationally intensive machine learning (ML) tasks. These ML workloads impose different challenges and constraints on ML system design. In this paper, we first introduce MMT has been placed on the performance of one ML task (image classification, object detection, recommendation etc.). Even widely adopted and popular ML benchmarks, such as MLPerf, are focused exclusively on single ML tasks and not MMT workloads. However, MMT workloads introduce heterogeneity and concurrency requirements that require new capabilities from the ML systems and devices. In this paper, we introduce the key characteristics of these MMT ML workloads. We provide an ontology by which we can systematically assess future hardware performance. Next, we present MetaBench, which consists of a suite of different ML tasks and ML models that are designed to represent different representative ways cascaded, concurrent and cascaded-concurrency. Finally, we discuss the need for new ML metrics that holistically capture the requirements of the user scenarios. We hope that our ongoing work spurs interest in the ML benchmarking community and leads to development of a new generation of ML systems.

1 INTRODUCTION

Deep learning is transforming many fields by enabling a rich number of novel and different use cases. The use cases span the planet, from cloud and data centers to mobile devices. As deep learning becomes more pervasive, the number of ML models that need to be supported on the edge and mobile devices and data centers is also increasing to support the new tasks.

In this paper, we focus on a new and emerging class of ML workloads in the Metaverse, which we refer to as multi-model-multi-task (MMMT) workloads [21]. MMT workloads introduce new challenges to ML inference system that do not exist in single-model or multi-task (SMT) workloads and introduce new model heterogeneity due to multiple tasks and enlarged compute and scheduling space due to multiple models with various constraints (e.g., model dependency and memory footprint) [16].

First, we introduce how some of the workloads in MMT can be cascaded to enable complex functionality. This introduces strict model-dependency constraints to the hardware and the software scheduling space. It also adds new challenges to the compute and memory management. The dependencies in the graphs can also be dynamic in nature, based on user interactions and usage scenarios (social, gaming, etc.). For example, in an interactive Metaverse application, such as user interaction that involves multiple ML models and their trained ML models, under certain failure, the hand tracking model will not run if the hand detection model does not detect a hand. Similarly, when a user is using a Metaverse device for voice control, the user will need to interact with the hand tracking model in other usage scenarios, such as gaming, will still use the pipeline [6].

Another key distinguishing factor of MMT workloads is understanding how to quantify the aggregated quality of service across all of the different ML tasks at a user level. The Quality of Experience (QoE) extends beyond the performance (latency or throughput) of a single model. As such, we require a new set of metrics that can systematically capture the aggregate performance of the different ML workloads under different usage scenarios. While MMT workloads from applications in the Metaverse have many new features and face many new and distinct challenges, they are not well understood. Moreover, the ML inference system design space for these workloads is not well explored. In this paper, we introduce the first ML system for the exploration of ML inference systems for MMT workloads. The lack of public knowledge on realistic workloads, Many industry and academic benchmark suites that exist today focus almost exclusively on SMT and MMT without cascaded models [19], with the exception of one special case of MMT workloads [14] but it only partially focuses on ML models derived for AR/VR.

*Equal contribution

Questions



How do we design an open-source ecosystem to enable TinyML to thrive in the face of heterogeneity?


How do we drive hardware and software **co-design** in a flexible manner across the complete system stack?

How do we benchmark the various TinyML solutions to enable “apples to apples” system comparisons?


The Hardware Lottery



- Sara Hooker's observation that the success of new ML approaches depends on their compatibility with downstream software and hardware. Here you can **“make your own luck”!**



MCUs: KBs of RAM, Fixed/slow processor



Specialized Hardware Customization (on FPGAs)


CFU Playground

- **ML library**
 - TensorFlow Lite -- open source
- **CPU ISA**
 - RISC-V -- open source
- **CPU design**
 - VexRiscv -- open source
- **FPGA SoC/IP**
 - LiteX -- open source
- **FPGA synth/PnR**
 - SymbiFlow, Yosys, -- open source
 - Nextpnr, VPR -- open source

FPGA vendor tools can be used if you wish

- **Python HW gen**
 - Migen, nMigen -- open source
- **Simulation**
 - Renode, Verilator -- open source

The only proprietary component is the **FPGA** itself




CFU Playground

- **ML library**
 - TensorFlow Lite -- open source
- **CPU ISA**
 - RISC-V -- open source
- **CPU design**
 - VexRiscv -- open source
- **FPGA SoC/IP**
 - LiteX -- open source
- **FPGA synth/PnR**
 - SymbiFlow, Yosys, -- open source
 - Nextpnr, VPR -- open source

FPGA vendor tools can be used if you wish

- **Python HW gen**
 - Migen, nMigen -- open source
- **Simulation**
 - Renode, Verilator -- open source

The only proprietary component is the **FPGA** itself




CFU Playground

- **ML library**
 - TensorFlow Lite -- open source
- **CPU ISA**
 - RISC-V -- open source
- **CPU design**
 - VexRiscv -- open source
- **FPGA SoC/IP**
 - LiteX -- open source
- **FPGA synth/PnR**
 - SymbiFlow, Yosys, -- open source
 - Nextpnr, VPR -- open source

FPGA vendor tools can be used if you wish

- **Python HW gen**
 - Migen, nMigen -- open source
- **Simulation**
 - Renode, Verilator -- open source

The only proprietary component is the **FPGA** itself




CFU Playground


- **ML library**
 - TensorFlow Lite -- open source
- **CPU ISA**
 - RISC-V -- open source
- **CPU design**
 - VexRiscv -- open source
- **FPGA SoC/IP**
 - LiteX -- open source
- **FPGA synth/PnR**
 - SymbiFlow, Yosys, -- open source
 - Nextpnr, VPR -- open source

FPGA vendor tools can be used if you wish

- **Python HW gen**
 - Migen, nMigen -- open source
- **Simulation**
 - Renode, Verilator -- open source


The only proprietary component is the **FPGA** itself





Agile Design Methodology


Image Classification on Arty



55x speedup in 5 weeks (part-time)






Keyword Spotting on FOMU



75x speedup in under 4 weeks (intern)





CFU Playground in a Nutshell

- An **out-of-the-box, full-stack framework that fully integrates open-source tools** across the entire stack to facilitate rich community-driven ecosystem development
- An **agile methodology for developers to progressively and iteratively design bespoke accelerators** for resource-constrained, latency-bound tinyML applications
- Through cross-stack insights, we **demonstrate novel model-specific resource allocation trade-offs between the CFU, CPU, and memory system** that enable optimal ML performance on resource-constrained FPGA platforms

CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (tinyML) Acceleration on FPGAs

Shvetank Prakash^{*} Tim Callahan[†] Joseph Bushagour[§] Colby Banbury^{*}
Alan V. Green[¶] Pete Ward[¶] Tim Ansell[¶] Vijay Janapa Reddi^{*}
^{*}Google [†]Purdue University [‡]Harvard University

Abstract
We present CFU Playground, a full-stack open-source framework that enables rapid and iterative design of machine learning (ML) accelerators for embedded ML systems. Our toolchain tightly integrates open-source software, RTL generators, and FPGA tools for ML system design. The full-stack design methodology gives users access to explore ML system architectures that are customized and co-optimized for embedded ML. The rapid, deploy-profile-optimize feedback loop lets ML hardware and software developers achieve significant returns out of a relatively small investment in customization. Using CFU Playground's design loop, we show substantial speedups (35x-75x) and design space exploration between the CPU and accelerator.

1. Introduction
Running machine learning (ML) on embedded edge devices, as opposed to in the cloud, is gaining increased attention for multiple reasons such as privacy, latency, security, and accessibility [28]. The need for ML inference on edge devices, especially on these embedded platforms, customizes support and hardware accelerators for such systems could present the needed solutions. However, the field of ML is still in its infancy and fast-changing. Thus, it is desirable to avoid a massive non-recurring engineering (NRE) cost for building ML accelerators for embedded ML systems. Building a ML system from scratch for an embedded ML system is both costly and time-consuming. Given that embedded systems are often task-specific, there is an opportunity to avoid general-purpose ML accelerators and instead explore task and model-specific ML acceleration methods. This setting presents the need for an agile methodology to progressively and iteratively design bespoke accelerators for the unique landscape of FPGAs and hardware accelerators.

In this paper, we present CFU Playground,¹ a full-stack open-source framework for iteratively (deploy—profile—optimize) exploring the design space of lightweight accelerators in an agile manner (Figure 1). To achieve this, we propose a design customization function (DCF) for discrete ML operations. CFU Playground is a novel design space that balances acceleration with flexibility and reduces the overhead associated with discrete accelerators. The full-stack solution presented with our hardware-in-the-loop evaluation methodology will work as a general-purpose framework for end-to-end bottlenecks that may arise elsewhere in the computing stack but are often ignored when designing in isolation. From an initial working, non-customized solution, the user can incrementally specialize individual components to improve the performance

¹Source code for CFU Playground is available at <https://anonymous.4open.com/s/CFU-Playground-RISC2>. It is maintained by XXX, publicly available and downloadable.

Figure 1: CFU Playground allows users to design and evaluate model-specific ML enhancements to a "soft" CPU core. Due to the lightweight nature of CPUs, one can develop quickly and make changes as compilation and deployment to an FPGA target. Embedded ML makes it easy to iterate. Our framework's open-source tools build upon open-source software (TensorFlow Lite Micros, GCO), open-source RTL generation IP and toolkits (LiteX, VexRiscv, Migen, Almigen), and open-source FPGA tools (Riscv-isa, Riscv-rom, place and route (yosys, nextpnr, vpr, etc.)). By using open source for the entire stack, we give the user access to a wide range of open hardware and software resources, including specialized solutions unencumbered by potential licensing restrictions and not tied to a particular FPGA, board, or vendor. This rapid, lightweight framework lets the user achieve large returns out of a relatively small investment in customized hardware, and is particularly well-suited for the tall of low-volume applications, which emerge in embedded ML workloads.

We use the framework to demonstrate how to design CFUs, extending an FPGA-based RISC-V core. The primary reason CFUs are suitable for ML inference is that there are often a few small yet critical operations. A CFU is a hardware component that exploits the high-level flexibility of an FPGA to handle different portions of execution time. A tightly integrated CFU allows us to leave complexity, setup, and outer loops in the software while efficiently tackling the core computational bottlenecks in the datapath. Moreover, as ML models grow, CFUs are able to incrementally grow the user's ML system if it almost becomes a full-blown accelerator.

Using our agile CPU design flow, we were able to accelerate the convolution operation of MobileNetV2 via a combination of

A Greener Tomorrow with TinyML

1 NO
POVERTY



2 ZERO
HUNGER



3 GOOD HEALTH
AND WELL-BEING



4 QUALITY
EDUCATION



5 GENDER
EQUALITY



6 CLEAN WATER
AND SANITATION



7 AFFORDABLE AND
CLEAN ENERGY



8 DECENT WORK AND
ECONOMIC GROWTH



9 INDUSTRY, INNOVATION
AND INFRASTRUCTURE



10 REDUCED
INEQUALITIES



11 SUSTAINABLE CITIES
AND COMMUNITIES



12 RESPONSIBLE
CONSUMPTION
AND PRODUCTION



13 CLIMATE
ACTION



14 LIFE
BELOW WATER



15 LIFE
ON LAND



16 PEACE, JUSTICE
AND STRONG
INSTITUTIONS



17 PARTNERSHIPS
FOR THE GOALS



**SUSTAINABLE
DEVELOPMENT
GOALS**

1 NO
POVERTY



2 ZERO
HUNGER



3 GOOD HEALTH
AND WELL-BEING



4 QUALITY
EDUCATION



5 GENDER
EQUALITY



6 CLEAN WATER
AND SANITATION



7 AFFORDABLE AND
CLEAN ENERGY



8 DECENT WORK AND
ECONOMIC GROWTH



9 INDUSTRY, INNOVATION
AND INFRASTRUCTURE



10 REDUCED
INEQUALITIES



11 SUSTAINABLE CITIES
AND COMMUNITIES



12 RESPONSIBLE
CONSUMPTION
AND PRODUCTION



13 CLIMATE
ACTION



14 LIFE
BELOW WATER



15 LIFE
ON LAND



16 PEACE, JUSTICE
AND STRONG
INSTITUTIONS




17 PARTNERSHIPS
FOR THE GOALS




**SUSTAINABLE
DEVELOPMENT
GOALS**

Tiny Footprint of a Microcontroller



Global CO₂ Emissions by Sectors




Greenhouse Gas Emissions by Sector



- | | |
|---|---|
| Agriculture, Forestry, and Other Land Use | ● |
| Electricity and Heat Production | ● |
| Industry | ● |
| Transportation | ● |
| Buildings | ● |
| Other Energy | ● |


TinyML System - Net Environmental Impact




ML Sensors







Sensor 1.0



Sensor 2.0

**Machine Learning
(ML) Sensor**

Processor

Cloud

Datasheets for ML Sensors

ML sensors must be transparent, indicating in a publicly and freely accessible ML sensor datasheet all the relevant information such as fact sheets, model cards, and dataset nutrition labels to supplement the traditional EE hardware information typically available for sensors.

PA1 Person Detection

Description: The PA1 Person Detection Module enables you to quickly and easily add smarts to your IoT deployment to monitor and detect for humans. You can use this module indoors and outdoors to understand where and when humans arrive at your deployment site.

Features:

- Real-time Person Detection with On-Device ML
- Indoor and Outdoor use
- Finds a person at a maximum distance of 10 meters to a minimum distance of 5 centimeters
- Operates in low and high light environments (1-20000 Lux) across a wide temperature range (0 to 50 °C)
- Features Color and Black-and-White Detection Modules


Use Cases:

- Smart business and home security systems
- Multi-modal key word spotting for virtual assistants
- Occupancy sensors and other infrastructure sensors

Description, Features, and Use Cases

Sources: fabacademy.org, electroschematics.com, and nxp.com/docs

	Color camera	Stereo pair
Sensor	IMX214	OV7251
CHW / FOV / FVOV	60° / 69° / 54°	60° / 73° / 58°
Resolution	13MP (4096x3120)	480P (640x480)
Focus	AF 8cm - OR FF: 90cm -	Fixed-Focus 6.5cm -
Max FrameRate	60 FPS	200 FPS
f-number	2.2 ± 5%	2.2
Lens size	2.51 inch	1.75 inch
Effective Field Length	3.37mm	1.3mm
Distortion	± 1%	± 1.5%
Pixel size	1.12μm x 1.12μm	3μm x 3μm



Communication Specification and Pinout


Source: datanutrition.org

Dataset	Nutrition Label
Open Images	Dataset

Source: iotsecurityprivacy.org

IoT Security & Privacy Label
Dataset

Module




Diagrams and Form Factor

Symbol	Rating	Min	Max	Unit
V_{BSS}	Recommandé d'exploit. Voltage	4.75	5.25	V
$V_{BSS,MAX}$	Minimum Input Supply Voltage	3.5	5.5	V
$I_{BSS,MAX}$	Maximum Input Supply Current	0	1.5	A
$P_{Power Required}$	Power Required	4	6	W
T_b	Operating Temperature	45	55	°C

Hardware Characteristics

Source: docs.luxonis.com



Model Characteristics

Source: modelcards.withgoogle.com

Environmental Impact

Environmental Impact: Full report can be found [here](#).

390g CO₂-eq

23L Water

Source: st.com

Performance Analysis



Performance Analysis



Machine Learning Sensors

An ML sensor is a self-contained system that utilizes on-device machine learning to extract useful information by observing some complex set of phenomena in the physical world and reports it through a simple interface to a wider system.



Machine learning sensors represent a paradigm shift for the future of embedded machine learning applications. Current instantiations of embedded ML suffer from complex integration, lack of modularity, and privacy and security concerns from data

Machine Learning Sensors - M... mlisensors.org

TinyML Harvard MLC Research Seed CS141 TimeBuddy VJS Funding Enterprise - Supp... Geo Chart Example... Other Bookmarks

Challenges ↗





Interface

What universal interface is needed for ML Sensors?

Standards

What standards need to be in place for ML Sensors?

Ethics

What ethical considerations are needed for ML Sensors?

Call for Working Group Members

We are actively growing our working group. If you would like to be a part of it please email us at:

ml-sensors@googlegroups.com

Example ML Sensor Datasheet

This illustrative example datasheet highlighting the various sections of an ML Sensor datasheet. On the top, we have the items currently found in standard datasheets: the description, features, use cases, diagrams and form factor, hardware characteristics, and communication specification and pinout. On the bottom, we have the new items that need to be included in an ML sensor datasheet: the ML model characteristics, dataset nutrition label, environmental impact analysis, and end-to-end performance analysis. While we compressed this datasheet into a one-page illustrative example by combining features and data from a mixture of sources, on a real datasheet, we assume each of these sections would be longer and include additional explanatory text to increase the transparency of the device to end-users. Interested users can find the most up-to-date version of the datasheet online at <https://github.com/harvard-edge/ML-Sensors>.

PA1 Person Detection Module

Description: The PA1 Person Detection Module enables you to quickly and easily add smarts to your IoT deployment to monitor and detect for humans. You can use this module indoors and outdoors to understand where and when humans arrive at your deployment site.

Features:

- Real-time Person Detection with On-Device AI



Compliance

GDPR B
RoHS 2020/95/EC

Machine Learning Sensors

1. We need to **raise the level of abstraction** to enable ease of use for scalable deployment of ML sensors; not everyone should be required to be an systems developer or an engineer to use or leverage ML sensors into their ecosystem.
2. The ML sensor's **design should be inherently data-centric** and defined by its input-output behavior instead of exposing the underlying hardware and software mechanisms that support ML model execution.
3. An ML sensor's **implementation must be clean and complexity-free**. Features such as reusability, software updates, and networking must be thought through to ensure data privacy and secure execution.
4. ML sensors **must be transparent, indicating in a publicly and freely accessible ML sensor datasheet** all the relevant information such as fact sheets, model cards, and dataset nutrition labels to supplement the traditional information available for hardware sensors.
5. We as a community should aim to **foster an open ML sensors ecosystem by maximizing data, model, and hardware transparency** where possible, without necessarily relinquishing any claim to intellectual property.

arXiv:2206.03266v1 [cs.IG] 7 Jun 2022

MACHINE LEARNING SENSORS

Pete Warden¹ Matthew Stewart² Brian Plancher² Colby Banbury² Shvetank Prakash² Emma Chen²
Zain Asgar¹ Sachin Katti¹ Vijay Janapa Reddi²

¹Stanford University ²Harvard University

ABSTRACT

Machine learning sensors represent a paradigm shift for the future of embedded machine learning applications. Current instantiations of embedded machine learning (ML) suffer from complex integration, lack of modularity, and privacy and security concerns from data movement. This article proposes a more data-centric paradigm for embedding sensor intelligence on edge devices to combat these challenges. Our vision for "sensor 2.0" entails segregating sensor input data and ML processing from the wider system at the hardware level and providing a thin interface that mimics traditional sensors in functionality. This separation leads to a modular and easy-to-use ML sensor device. We discuss challenges presented by the standard approach of building ML processing into the software stack of the controlling microprocessor on an embedded system and how the modularity of ML sensors alleviates these problems. ML sensors increase privacy and accuracy while making it easier for system builders to integrate ML into their products as a simple component. We provide examples of prospective ML sensors and an illustrative datasheet as a demonstration and hope that this will build a dialogue to progress us towards sensor 2.0.

1 INTRODUCTION

Since the advent of AlexNet [43], deep neural networks have proven to be robust solutions to many challenges that involve making sense of data from the physical world. Machine learning (ML) models can now run on low-cost, low-power hardware capable of deployment as part of an embedded device. Processing data close to the sensor on an embedded device allows for an expansive new variety of always-on ML use-cases that preserve bandwidth, latency, and energy while improving responsiveness and maintaining data privacy. This emerging field, commonly referred to as embedded ML or tiny machine learning (TinyML) [73, 18, 39, 59], is paving the way for a prosperous new array of use-cases, from personalized health initiatives to improving manufacturing productivity and everything in-between.

However, the current practice for combining inference and sensing is cumbersome and raises the barrier of entry to embedded ML. At present, the general design practice is to design or leverage a board with decoupled sensors and compute (in the form of a microcontroller or DSP), and for the developer to figure out how to run ML on these embedded platforms. The developer is expected to train and optimize ML models and fit them within the resource constraints of the embedded device. Once an acceptable prototype implementation is developed, the model is integrated with the rest of the software on the device. Finally, the widget is tethered to the device under test to run inference. The current approach is slow, manual, energy-inefficient, and error-prone.




Figure 1. The Sensor 1.0 paradigm tightly couples the ML model with the application processor and logic, making it difficult to provide hard guarantees about the ML sensor's ultimate behavior.





Figure 2. Our proposed Sensor 2.0 paradigm. The ML model is tightly coupled with the physical sensor, separate from the application processor, and comes with an ML sensor datasheet that makes its behavior transparent to the system integrators and developers.

It requires a sophisticated understanding of ML and the intricacies of ML model implementations to optimize and fit a model within the constraints of the embedded device.

Conclusion

1. TinyML has the **potential to dramatically change our future**
2. No free lunch – hardware and software **fragmentation is a serious challenge** to address
3. TinyML **sustainability is crucial** to ensure its broad applicability
4. ML sensors based on TinyML technology must be **transparent**
5. Widening access to applied ML is a must to ensure **equitable access**



*The future of ML is tiny and bright,
and its benefits can translate to societal impact.*

Conclusion



The Future of ML is
Tiny and Bright
