

# RISC-V DV Workgroup update

3-23-2021



# Antitrust Policy Notice

Linux Foundation meetings involve participation by industry competitors, and it is the intention of the Linux Foundation to conduct all of its activities in accordance with applicable antitrust and competition laws. It is therefore extremely important that attendees adhere to meeting agendas, and be aware of, and not participate in, any activities that are prohibited under applicable US state, federal or foreign antitrust and competition laws.

Examples of types of actions that are prohibited at Linux Foundation meetings and in connection with Linux Foundation activities are described in the Linux Foundation Antitrust Policy available at <http://www.linuxfoundation.org/antitrust-policy>. If you have questions about these matters, please contact your company counsel, or if you are a member of the Linux Foundation, feel free to contact Andrew Updegrave of the firm of Gesmer Updegrave LLP, which provides legal counsel to the Linux Foundation.

# Agenda

- › Workgroup Overview
  - › Attendance, topics, and etc. (3mins)
  - › CI platform (3mins)
  - › Python based tool (5mins)
  - › Upcoming features (4mins)
    - › ePMP Extension

## What are we doing?

*Create a forum for discussing CHIPS Alliance contributions that will provide or enhance verification platforms. The WG should strive to accept/support platforms that demonstrate compliance, functionality and perhaps eventually performance.*

# What's been happening in the riscv-dv Workgroup?

- › We've had 13 meetings!
- › ~10 - 25 attendees/meeting. Participants include: Imperas, Google, Western Digital, Andes, Metrics and PerfectVIPs.
- › Presenters from Edalize/Fuse-SOC
- › Established riscv-dv Continuous Integration Platform
- › Significant progress on Python based - riscv-dv-pyflow

# Evolution

2019 H2

- + ISA: F/D/A extensions
- + Debug mode support
- + Functional coverage model
- + Hint/illegal instruction testing
- + Handshake mechanism
- + Simulator: Questa, Metrics
- + ISS: ovpsim, whisper, sail-riscv
- + YAML based end-to-end flow
- + 10X speed improvement



2020


- + **Formed CHIPS ALLIANCE WG**
- + Bit manipulation extension
- + Vector extension
- + Physical memory protection
- + Multi-harts simulation
- + Enhance functional coverage
- + Python based generator



★  
2021

- + **Continue CHIPS ALLIANCE WG**
- + Vector extension to 1.0
- + ePMP

# SV/UVM based random test generator



# Continuous Integration Platform

- › Collaboration between Google Cloud and Metrics
- › Maintain functionality across contributions.
- › Checks operation against latest version of toolchain



riscv-dv\_regression

Passed/Total Test Runs






# RISCV-DV Python based instruction generator

- › Motivation
  - › Provide a complete open and free instruction generator for RISC-V processor verification.
- › Approach
  - › Use PyVSC as the randomization and functional coverage framework
    - › pyvsc (Verification Stimulus and Coverage) is a open source Python package for generating randomized stimulus and defining and collecting functional coverage.
    - › It provides SV-like constraint and functional coverage syntax.
  - › Use the same randomization flow as SV/UVM based approach.
    - › Same class structure
  - › Seamlessly integrate with the existing end-to-end verification flow

# riscv-dv-pyflow Update



## › Current status

- › Implemented Instruction class and generator framework
- › Completed random program generation with mixed random and directed instruction stream
  - › Support RV32IMCBFDA extensions
  - › Support multi-hart program generation
  - › Most directed streams supported
- › Implemented RV32I functional coverage model
- › Integrated with upstream end-to-end flow

```
python3 run.py --simulator pyflow --target rv32i
python3 cov.py --simulator pyflow --target rv32i
```

## › Future work

- › RV64 support
- › Functional coverage support for all extensions
- › Supervisor/User mode support
- › Feature compatible with SV based generator

# PMP Enhancements (ePMP)

- › Original PMP meant to enforce internal memory range protections
- › ePMP proposal adds a new CSR that can bypass/update/enforce existing PMP rules
- › Plan to implement ePMP support in riscv-dv modularly, such that it remains backwards compatible with “original” PMP specifications
- › Immediate use-case: Ibex core used in OpenTitan root-of-trust

# Conclusion

- › Continued efforts to add features and enhance riscv-dv-pygen in 2021
- › Grow the workgroup - please join if interested
  - › Mailing Group: <https://lists.chipsalliance.org/g/riscv-dv-wg>
  - › Google Meets Link [here](#), next meeting 4/2/2021.