Skip to content
OmniXtend cache coherence protocol
TeX HTML Other
Branch: master
Clone or download
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
OmniXtend-0.1.1 new directory structure Dec 6, 2019
OmniXtend-1.0.3 new directory structure Dec 6, 2019
software adding empty directory Dec 6, 2019
LICENSE.Apache2 initial commit Jun 19, 2019
README.md repaired links Dec 6, 2019

README.md

OmniXtend version 1.0.3 released!

OmniXtend is a fully open networking protocol for exchanging coherence messages directly with processor caches, memory controllers and various accelerators.

OmniXtend is the most efficient way of attaching new accelerators, storage and memory devices to RISC-V SoCs.

OmniXtend can be used to create multi-socket RISC-V systems.

OmniXtend uses Ethernet L2 for framing, and so can be switched with off-the-shelf Ethernet switches. Programmable-dataplane Ethernet switches, such as Barefoot Tofino, enable greatly improved performance and protocol/architectural innovation.

See the current specification document for details of the protocol. OmniXtend 1.0.3 is based on TileLink version 1.8.0. This document can help with the creation of state machines for caches, accelerators and memory controllers.

This short video shows how to set up the demo system.

License

OmniXtend is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

The protocol specification is provided under Apache 2.0 license.

The reference hardware implementations include a linux distribution provided under the GPL v2 license.

You can’t perform that action at this time.