Libre Solar BMS C1

Technical Specification

Martin Jäger

2022-11-08



Contents

1	Intro	oduction 3	,
	1.1	Project background)
	1.2	System overview)
	1.3	Disclaimer	,
	1.4	License	;
2	Syst	tem Description 6	j
	2.1	BMS topology	;
		2.1.1 Considered alternatives	j
	2.2	System integration	,
	2.3	External interfaces	,
3	Req	uirements 8	}
	3.1	Mechanical Design	}
		3.1.1 Outside dimensions and shape	3
	3.2	Electronics Hardware)
		3.2.1 Board design)
		3.2.2 MCU selection)
		3.2.3 ASIC selection)
		3.2.4 Balancing	-
		3.2.5 Protective switches)
		3.2.6 Current measurement)
		3.2.7 Cell and thermistor connectors)
		3.2.8 Power connectors	ļ
		3.2.9 Power PCB specifications	;
		3.2.10 Communication interfaces	;
	3.3	Firmware Features	;

1 Introduction

This technical specification describes the functions and requirements for a flexible open-source Battery Management System (BMS) suitable for various applications.

1.1 Project background

The main target of the project behind this BMS is to provide a solid technical basis for custom developments of organizations working in the energy access sector.

The project is funded by the EnAccess Foundation.



The development is driven by the Libre Solar and EnAccess Communities. Visit the following websites for most recent updates:

EnAccess Community: community.enaccess.org

Libre Solar Community: talk.libre.solar

Hardware and firmware source files are published on GitHub:

Hardware Repository: github.com/LibreSolar/bms-16s100-sc

• Firmware Repository: github.com/LibreSolar/bms-firmware

1.2 System overview

The BMS is the heart of every Li-ion battery. It is needed to equalize series connected cells and protect the battery from current, voltages and temperatures outside the allowed operating range.

Below figure shows a complete battery system with the integrated BMS. The BMS electronics are split into two separate boards, one for signal processing and control, the other one for high currents (power board).






Figure 1: Overview of the BMS integrated into a Li-ion battery pack.

This BMS will have the following high-level features:

- Flexible and fully open-source design
- Suitable for 12V, 24V or 48V systems (up to 16 cells in series)
- · Continuous currents of up to 100A

With above specifications it will be suitable for for the following applications:

- Poductive use appliances like milling machines
- Energy storage for AC mini-grid applications with up to 4 kVA inverters
- Second-life batteries built e.g. from recycled EV batteries

1.3 Disclaimer

This specification has been written and checked with care and to the best of our knowledge.

Libre Solar assumes no liability for the accuracy, completeness or quality of the information provided. Liability claims against the team for material, physical or immaterial damages caused by the use or non-use of the information provided or by the use of incorrect and/or incomplete information are excluded.

All information and instructions are non-binding. Libre Solar reserves the right to change, supplement or delete parts of the pages or the entire document without prior notice.

1.4 License

This specification document is licensed under the Creative Commons Attribution-ShareAlike 4.0 International (CC BY-SA 4.0) License.



The full license text is available at https://creativecommons.org/licenses/by-sa/4.0/.

2 System Description

This chapter gives a high-level introduction into the battery management system that is going to be developed within this project.

2.1 BMS topology

The BMS will follow the centralized topology approach where a single unit includes pack-level and cell-level measurement and protection functions. The C in the name stands for centralized / compact.

A schematic diagram of the centralized topology is shown in below figure.




Figure 2: Centralized BMS topology.

This topology was chosen because it provides the cheapest and most simple solution for the number of cells required for a pack voltage of up to 48 V nominal.

2.1.1 Considered alternatives

Alternative distributed and modular BMS topologies are further described on learn.libre.solar.

For up to 16s cells a modular topology is not required. Separating the main BMS control board from the module controller would only increase cost and complexity because of the galvanically isolated communication. A modular BMS makes most sense for high-voltage batteries (e.g. in electric vehicles) beyond 48 V.

The distributed topology is not considered feasible either, as it requires a single PCB with a dedicated microcontroller or ASIC for each cell. While this approach might work for comparably large cells, smaller battery packs would not have enough space to fit these PCBs. In addition to that, one single centralized board is considered more cost-effective.

2.2 System integration

The BMS boards will be integrated into a battery system with its own enclosure. It will have a plastic enclosure to protect the circuit during assembly (e.g. against short circuits by tools) and to allow fixation inside the battery together with a heat sink.

2.3 External interfaces

The BMS will contain communication interfaces for monitoring, control and higher-level energy management.

For fast control tasks between different devices in an energy system (e.g. multiple batteries in parallel), a CAN bus will be used.

In order to implement remote monitoring and PAYG business models, the BMS can be extended with radio communication, e.g. via GSM or LoRa. The microcontroller will be powerful enough to extend the firmware depending on individual needs. The hardware will provide extension ports to allow communication with the microcontroller, as described below in further detail.

3 Requirements

3.1 Mechanical Design

As the BMS boards will be integrated into a battery system with its own enclosure, it does not require a fully protected enclosure itself.

The BMS plastic enclosure must protect the circuit during assembly (e.g. against short circuits by tools) and to allow fixation inside the battery.

The MOSFET switches require cooling through an aluminum heat sink, which will be integrated into the design.

Wires of up to 35 mm² cross-section must be supported by the terminals.

3.1.1 Outside dimensions and shape

The height is 70 mm so that it can be easily integrated into existing housings with typical 18650 or 2170 cells.




Figure 3: BMS top view

3.2 Electronics Hardware

3.2.1 Board design

All electronics components (power and control) are integrated into a single PCB in order to reduce cost and size.

The board contains the following main subsystems:

- · Power part
 - High current terminals
 - MOSFETs (4 in parallel, 2 in series for bi-directional switching)
 - Current measurement shunt
- Control part
 - Microcontroller
 - BMS ASIC
 - Internal power supply
 - Communication interfaces (CAN, UART, I2C, USB)

3.2.2 MCU selection

It was originally planned to support two different MCUs (STM32G0B1 and ESP32-C3) on the board in order to avoid chip supply shortage problems. During the prototyping phase it was decided to use only the ESP32-C3 (because of availability in 2022) and not waste board space for an additional MCU.

3.2.2.1 Considered alternatives

Nordic nRF52840, but does not have CAN and WiFi compared to ESP32 series.

3.2.3 ASIC selection

Texas Instruments **bq76952**

Pro: Good compromise between accuracy, features and cost.

Features according to Datasheet:

- Battery monitoring capability for 3-series to 16-series cells
- Integrated charge pump for high-side NFET protection with optional autonomous recovery

- Extensive protection suite including voltage, temperature, current, and internal diagnostics
- Two independent ADCs
- Support for simultaneous current and voltage sampling
- High-accuracy coulomb counter with input offset error < 1 uV (typical)
- High accuracy cell voltage measurement < 10 mV (typical)
- Wide-range current applications (±200-mV measurement range across sense resistor)
- Integrated secondary chemical fuse drive protection
- · Autonomous or host-controlled cell balancing
- Multiple power modes (typical battery pack operating range conditions)
- NORMAL mode: 286 uA
- Multiple SLEEP mode options: 24 uA to 41 uA
- Multiple DEEPSLEEP mode options: 9 uA to 10 uA
- SHUTDOWN mode: 1 uA
- High-voltage tolerance of 85 V on cell connect and select additional pins
- Tolerant of random cell attach sequence on production line
- Support for temperature sensing using internal sensor and up to nine external thermistors
- Integrated one-time-programmable (OTP) memory programmable by customers on production line
- Communication options include 400-kHz I2C, SPI, and HDQ one-wire interface
- Dual-programmable LDOs for external system usage
- 48-pin TQFP package (PFB)

3.2.3.1 Considered alternatives

Analog Devices **ADBMS1818** (compatible to LTC68xx series)

Cons:

- Significantly more expensive than bq76952 (approx. 3 times more)
- No integrated pack-level protection (intended for modular high-voltage BMS)

Features according to Datasheet:

- Measures up to 18 battery cells in series
- 3.0 mV maximum total measurement error
- Stackable architecture for high voltage systems Built-in isoSPI™ interface
- 1 Mb isolated serial communications
- Uses a single twisted pair, up to 100 meters
- · Low EMI susceptibility and emissions
- Bidirectional for broken wire protection

- 290 us to measure all cells in a system
- Synchronized voltage and current measurement
- · 16-bit delta-sigma ADC with programmable third-order noise filter
- Passive cell balancing up to 200 mA (maximum) with programmable pulse-width modulation
- 9 general purpose digital I/O or analog inputs
- Temperature or other sensor inputs
- Configurable as an I2C or SPI master
- 6 uA sleep mode supply current
- 64-lead eLQFP package

3.2.4 Balancing

The BMS shall have passive balancing with the maximum current supported by the ASIC.

An additional pin header with connections to each cell will be provided so that an additional board containing active balancing circuitry can be added in the future. In addition to that, an I2C bus will be exposed to the pin header for potential communication between the main MCU and a "smart" active balancing board.

3.2.4.1 Considered alternatives

The below mentioned active balancing solutions were considered, but not actually implemented in the design.

For a good overview of different balancing technologies the paper A Review of Passive and Active Battery Balancing based on MATLAB/Simulink by M. Daowd et al. is highly recommended.

Solutions based on the ETA3000 or a switched capacitor are potentially very cheap options. However, the required components are currently not readily available. Solutions based on ICs of well-known manufacturers like Texas Instruments and Analog Devices / Linear Technologies are very expensive and for this reason not considered to be included by default in this BMS targeting cost-sensitive applications.

3.2.4.1.1 ETA3000

The ETA3000 is an integrated circuit that implements switched inductor balancing with up to 2A. A 16s pack requires 15 ETA3000 chips, 15 inductors and a few additional resistors and MLCCs.

Each chip measures the voltage of two adjacent cells and moves charge from the cell with higher cell voltage to the one with lower voltage. The balancing starts at voltage differences of more than 100 mV

and stops at around 30 mV. This makes it a potentially suitable companion to the passive balancing provided by the bq75952. The chip does not need any communication with the microcontroller.

A disadvantage of this solution is that tolerances in each chip add up, so that the actual difference between the lowest and highest cell can be more than 30 mV for a large number of series connected cells.

This chip is used in multiple active balancers sold on Aliexpress, but it does not seem to be available on the general market. It is not listed by any of the US distributors or LCSC, for example.

See also this blog post for further details.

3.2.4.1.2 Switched capacitor

Similar to the ETA3000 chip, energy can also be transferred between two cells using switched capacitors instead of an inductor. This principle is used by other popular active balancers available on Aliexpress, e.g. by the manufacturer Heltec BMS.

Unfortunately, the used chips (SOIC-8 package) in those BMSs do not have any marking. No suitable chip made by well-known manufacturers was found during the research for this project.

3.2.4.1.3 Analog Devices LTC3300-1

One chip can balance up to 6 series-connected cells, which means that 3 chips are needed for the 16s pack.

The lowest price per chip from distributors is around \$7.50 for an order of 1000 pcs (as of 11/2021).

3.2.4.1.4 Texas Instruments EMB1428Q

The lowest price per chip from distributors is around \$9.50 for an order of 1000 pcs (as of 11/2021).

3.2.5 Protective switches

The positive battery terminal can be disconnected by the BMS for safety reasons or upon demand of the user via a communication interface.

The disconnect switch will be built using N-channel MOSFETs in a back-to-back configuration to be able to interrupt current in both directions (see also bq76952 datasheet). In order to allow the high currents, multiple MOSFETs are connected in parallel.

The bottom side of the PCB can be attached to a heat sink to dissipate the heat at high continuous currents.

Suggested MOSFETs: IPT015N10N5 with TOLL package. Rds(on) at 80°C is max. 2 mOhm, leading to a total of 1 mOhm (4p2s) and 10W of heat dissipation at 100A.

There are cheaper alternatives with higher Rds(on), also from other manufacturers.

The cell connector will have a pin to trigger a fuse at the pack positive terminal as a secondary protection if the MOSFETs fail short.

3.2.5.1 Considered alternatives

A different option for the disconnect switch would be the use of contactors. However, they are usually more expensive and require more space. 48V and 100A is still considered feasible with MOSFETs.

3.2.6 Current measurement

The current will be measured using a shunt, located in the negative voltage path of the battery pack. The shunt voltage will be amplified by the bq76952 ASIC and read by the MCU.

Time-critical safety features like overcurrent and short circuit protection are implemented directly in the ASIC and can be calibrated via firmware.

Suggested part: KOA Speer PSJ2NTEBL500F or Bourns CSS2H-3920R-L500F

The SMD shunt will be soldered directly to the power PCB, as close as possible to the copper bus bars for the high current connectors.

3.2.6.1 Considered alternatives

The shunt resistor could be placed outside the BMS with the two measurement wires connected to the BMS for reading the shunt voltage. This solution is currently not considered, as it requires more space and is more susceptible to noise because of a longer measurement wire.

3.2.7 Cell and thermistor connectors

The cells will be connected to the BMS control PCB using Molex Micro-Fit or Würth WR-MPC3 series connectors, as shown in the following image.



Figure 4: Würth WR-MPC3 connector series (Source: Würth)

Both series are pin-compatible and there are even more compatible connectors in the market for this popular series. The connectors can handle up to 5A, which is sufficient even for active balancing.

3.2.7.1 Considered alternatives

BMS boards available on eBay or AliExpress often use connectors similar to JST PH or XH series. However, these connectors are only suitable for lower balancing currents and the quality of cables and connectors on eBay is not reproducible. Above mentioned connectors from Molex or Würth are considered more reliable.

3.2.8 Power connectors

The BMS will be designed for up to 100A continuous current. As the MOSFETs are soldered to the power PCB, the current has to go through the PCB. The connection from wire to board is critical and must handle the required current reliably.

Würth WP-BUCF press-fit terminals with M5 threads are used for wire-to-board connections.

The following image shows an example of such terminals.





Figure 5: Würth WP-BUCF press-fit terminals (Source: Würth)

The terminals require an additional assembly step after soldering. However, similar connectors with through-hole reflow assembly methods have proven to be very difficult to solder together with smaller components on the same PCB because auf their high thermal mass. It makes sense to add the terminals in a separate step.

3.2.8.1 Considered Alternatives

High-current wire-to-board connectors are rather expensive. As a good compromise regarding price, flexibility and packaging volume custom-made (yet simple) copper bus bar of e.g. 2 mm thickness with a clinch nut pressed in from the back were considered in the first design iteration. The bus bar would be soldered directly onto the PCB and can spread the current as well as heat.

The soldering proces has proven to be very difficult due to the high thermal mass. For this reason, this solution was omitted for further design iterations.

As the cheapest solution, the terminals can be omitted and the wires can be soldered directly to the PCB. This solution is not considered as reliable, especially if the board can be exposed to vibrations.

3.2.9 Power PCB specifications

The current plan is to manufacture the PCB (for 100A) as a 4-layer PCB with outer layers of 105 μ m copper thickness. Technologies like thick copper inlays should be avoided in order to reduce cost, if possible.

3.2.10 Communication interfaces

One major advantage of an open source design is its extensibility and adaptation to specific requirements.

In order to provide the hardware interfaces required to add custom extensions, two options are offered. Communication between multiple BMSs or other devices like charge controllers can be achieved via CAN bus, while the addional interfaces like I2C, UART and USB can be used for extension of the board with internal feature like display.

The MCU features built-in WiFi and Bluetooth communication.

3.2.10.1 CAN bus

The board will have JST PH connector with pins for CANH and CANL.

Other Libre Solar devices usually have a standard RJ45 jack on the board. However, the RJ45 jack must be accessible from the outside of the battery pack to connect multiple packs with each other. As the BMS PCB can be located anywhere in the battery pack housing, having the connectors directly on the BMS PCB does not make. The JST PH provides flexibility to make custom adapters to connect CAN with the outside world.

3.3 Firmware Features

The firmware for the BMS will be developed based on existing Libre Solar BMS firmware, which supports only BMS ASICs with lower cell count at the time of starting this project.

The firmware is based on Zephyr RTOS and thus allows for easy integration of additional communication features. The latest Zephyr long-term support release is in the process of being certified for functional safety according to IEC 61508.

Amongst all features inherited from underlying Zephyr, the BMS firmware will have the additional BMS-specific features:

- Monitoring and configuration using the ThingSet protocol (mapping to MQTT, CoAP and HTTP possible)
 - Serial interface
 - CAN bus
 - I2C
 - Bluetooth
 - WiFi
- · SOC estimation based on coulomb counting
- · Configuration options
 - Pack layout
 - * Cell chemistry (LiFePO4, NMC, NCA)
 - * Nominal capacity
 - * Number of cells
 - * Thermistor type
 - * Shunt resistor
 - * Custom open circuit voltage (OCV) look-up table
 - Protection
 - * Discharge short circuit limit (A)
 - * Discharge short circuit delay (us)
 - * Discharge over-current limit (A)
 - * Discharge over-current delay (ms)
 - * Charge over-current limit (A)
 - * Charge over-current delay (ms)
 - * Cell target charge voltage (V)
 - * Cell discharge voltage limit (V)
 - * Cell over-voltage limit (V)

- * Cell over-voltage error reset threshold (V)
- * Cell over-voltage delay (ms)
- * Cell under-voltage limit (V)
- * Cell under-voltage error reset threshold (V)
- * Cell under-voltage delay (ms)
- * Discharge over-temperature (DOT) limit (°C)
- * Discharge under-temperature (DUT) limit (°C)
- * Charge over-temperature (COT) limit (°C)
- * Charge under-temperature (CUT) limit (°C)
- * Temperature limit hysteresis (°C)

- Balancing

- * Enable automatic balancing.
- * Balancing cell voltage target difference (V)
- * Minimum cell voltage to start balancing (V)
- * Current threshold to be considered idle (A)
- * Minimum idle duration before balancing (s)