RTL Design Portfolio

Core Digital Logic Modules Implemented in Verilog

```
always @(posedge Clock) begin

if (!Reset) begin

state ≤ Idle;

F ≤ 0;

G ≤ 0;
end
else begin

case (state)

Idle: begin

if (A) begin

state ≤ Start;

G ≤ 0;
end
else
```

Compiled and completed by

Chirag Gupta

Connect with me on:

- <u>LinkedIn</u>
- Github

Table of Contents

Simulation of 8:1 MUX using 2:1 MUX	3
Simulation and Verification of 3 to 8 Decoder using 2 to 4 Decoder	7
Conversion of Flip Flop (JK Flip Flop to T Flip Flop)	12
Simulation of SR Flip-Flop	17
Simulation of D Flip Flop	20
Simulation of counters (Up counter, Down counter)	23
Simulation of Decade Counter	28
Simulation of Registers	32
PIPO (Parallel In Parallel Out)	34
PISO (Parallel In Serial Out)	35
SIPO (Serial In Parallel Out)	37
SISO (Serial In Serial Out)	39
Simulation of Rasic 4-hit ALLI	<i>A</i> 1

Simulation of 8:1 MUX using 2:1 MUX

Aim:

To write a Verilog HDL program to simulate 8 by 1 multiplexer using 2 by 1 multiplexer and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

2-to-1 Multiplexer (2:1 MUX)

A 2-to-1 multiplexer is a basic digital device used to select one of two input signals and pass it to a single output line based on the value of a control or select signal. It has two data inputs, I_0 and I_1 , one select line S, and a single output Y.

- When the select line S is 0, the output Y will be equal to I_0 (i.e., $Y=I_0$).
- When the select line S is 1, the output Y will be equal to I_1 (i.e., $Y=I_1$).

The logical expression for the output Y can be written as: $Y=S \cdot I_1 + \bar{S} \cdot I_0$

In this equation, $S \cdot I_1$ selects input I_1 when S=1, and $\bar{S} \cdot I_0$ selects input I_0 when S=0. The 2-to-1 MUX is used in a variety of applications such as data routing, conditional operations, and in building larger multiplexers.

8-to-1 Multiplexer (8:1 MUX)

An 8-to-1 multiplexer is a digital circuit that selects one of eight input signals and passes it to a single output line. It has eight data inputs I_0 to I_7 , three select lines S_0 , S_1 , and S_2 , and a single output Y.

- The three select lines S_0 , S_1 , and S_2 are used to determine which of the eight inputs will be connected to the output.
- Depending on the binary value of the select lines, one of the inputs I₀ to I₇ is passed to the output.


For example:

- If $S_2S_1S_0=000$, the output $Y=I_0$,
- If $S_2S_1S_0=001$, the output $Y=I_1$, and so on.

The logical expression for the output Y is:

$$Y = \overline{S}_2 \cdot \overline{S}_1 \cdot \overline{S}_0 \cdot I_0 + \overline{S}_2 \cdot \overline{S}_1 \cdot S_0 \cdot I_1 + \dots + S_2 \cdot S_1 \cdot S_0 \cdot I_7$$

The 8-to-1 MUX is commonly used in applications where multiple data sources need to be routed to a single output, such as in digital systems for data selection, communication systems, and arithmetic circuits. It can also be built using smaller multiplexers, like cascading 2:1 MUXes or 4:1 MUXes to achieve the 8-to-1 functionality.



Truth table:

Input	Input	Input	Output
S_2	S_1	S ₀	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	$\overline{I_6}$
1	1	1	$\overline{\mathrm{I}_{7}}$

Code:


```
        mux8by1using2by1.v
        x
        mux8by1using2by1_tb.v
        x
        Low properties of the wind of the win
```

Testbench:


```
mux8by1using2by1.v × mux8by1using2by1_tb.v ×
C:/Users/Chirag\ Gupta/combinational\_circuits/combinational\_circuits.srcs/sim\_1/new/mux8by1using2by1\_tb.v
Q 🗎 ★ → 🐰 🖺 🖿 🗙 // 🖩 🗘
 1 'timescale lns / lps
 2 module mux8bylusing2byl_tb;
 3 reg [7:0]I;
4 reg [2:0]S;
5 wire Y;
 7 : mux8bylusing2byl uut(.i(I),.s(S),.y(Y)); 8 : initial
 9 🖯 begin
10 | I=8'b10011010;
11 | S=0;
12 | #100;
13 | S=1;
      #100;
14
15
      S=2;
16
      #100:
17
      S=3:
18
      #100;
19
      S=4;
20
      #100;
21
      S=5:
22
      #100;
23
      S=6;
24
25
      #100;
      S=7:
26
      #100;
27 🖨 end
28 😑 endmodule
29
```

Observation:

RTL Analysis:



Waveform:



Result:

8:1 MUX was simulated using Xilinx simulator using 2:1 MUX and its functionality has been verified.

Simulation and Verification of 3 to 8 Decoder using 2 to 4 Decoder

Aim:

To write a Verilog HDL program to simulate 3 to 8 decoder using 2 to 4 decoder and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

2-to-4 Decoder

A 2-to-4 decoder is a digital circuit that takes two binary inputs and decodes them into four unique outputs. It has two input lines, typically labelled as A1 and A0, and four outputs Y0 to Y3. The function of the decoder is to generate one active output (logic 1 or high) for each unique combination of the inputs, while all other outputs remain inactive (logic 0 or low).

The relationship between inputs and outputs is as follows:

- When $A_1A_0=00$, the output $Y_0=1$, and $Y_1, Y_2, Y_3=0$
- When $A_1A_0=01$, the output $Y_1=1$, and $Y_0, Y_2, Y_3=0$
- When $A_1A_0=10$, the output $Y_2=1$, and Y_0 , Y_1 , $Y_3=0$
- When $A_1A_0=11$, the output $Y_3=1$, and $Y_0, Y_1, Y_2=0$

The truth table for a 2-to-4 decoder is:

Input	Input	Output	Output	Output	Output
Ao	A 1	\mathbf{Y}_{0}	Y ₁	Y ₂	Y 3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

The 2-to-4 decoder can be used in applications like memory address decoding, where specific memory locations are selected based on input combinations, and in enabling specific functions within a digital system.

3-to-8 Decoder

A 3-to-8 decoder is a digital circuit that decodes three binary inputs into one of eight outputs. It has three input lines, usually labelled as A_2 , A_1 , and A_0 , and eight outputs Y_0 to Y_7 . For each unique combination of the three input bits, exactly one output will be active (logic 1), while all other outputs will be inactive (logic 0).

The input-to-output mapping is as follows:

- When $A_2A_1A_0=000$, the output $Y_0=1$, and Y_1 to $Y_7=0$
- When $A_2A_1A_0=001$, the output $Y_1=1$, and $Y_0, Y_2, ..., Y_7=0$
- When $A_2A_1A_0=010$, the output $Y_2=1$, and $Y_0, Y_1, Y_3, ..., Y_7=0$


And so on, until:


• When $A_2A_1A_0=111$, the output $Y_7=1$, and $Y_0, Y_1, ..., Y_6=0$


The truth table for a 3-to-8 decoder is:

Input	Input	Input	Output	Output	Output	Output	Output	Output	Output	Output
\mathbf{A}_2	\mathbf{A}_{1}	\mathbf{A}_{0}	Y ₀	\mathbf{Y}_{1}	\mathbf{Y}_{2}	Y 3	T ₄	Y5	Y6	Y 7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

A 3-to-8 decoder is commonly used in applications such as memory selection, address decoding in computers, and other systems where a specific output needs to be activated based on a combination of binary inputs. It is a useful tool for expanding the number of controlled outputs in digital systems.







Code:

Code for 2 to 4 decoder:

Testbench for 2 to 4 decoder:


Code for 3 to 8 decoder:

Testbench for 3 to 8 decoder:


```
dec2to4.v × dec2to4_tb.v × dec3to8.v × dec3to8_tb.v ×
C:/Users/Chirag Gupta/combinational_circuits/combinational_circuits.srcs/sim_1/new/dec3to8_tb.v
 Q | 🛗 | ← | → | 🐰 | 🛅 | 🛅 | 🗙 | // | 🖩 | ♀ |
       `timescale lns / lps
 2 ─ module dec3to8_tb;
 3 reg [1:0]A;
4 reg E;
5 wire [7:0]Y;
 7 dec3to8 uut(.a(A),.y(Y),.e(E));
 8 D initial
 9 ⊕ begin
9 begin
10 E=0;
11 A=0;
12 #100;
13 A=1;
14 #100;
15 A=2;
16 #100;
17 A=3;
18 #100;
19 E=1;
20 A=0;
21 #100;
22 A=1;
      #100;
23 #100;
24 A=2;
       #100;
25
26
      #100;
      A=3;
27 #100;
28 🖨 end
29 🖨 endmodule
30
```

Observation:

RTL Analysis:



Waveform:



Result:

3 to 8 decoder was simulated using Xilinx simulator using 2 to 4 decoder and its functionality has been verified.

Conversion of Flip Flop (JK Flip Flop to T Flip Flop)

Aim:

To write a Verilog HDL program to convert a JK flip flop to a T flip flop and simulate D flip flop and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

A **JK flip-flop** can be converted into a **T flip-flop** by appropriately configuring its inputs (**J** and **K**) so that it exhibits the behaviour of a T flip-flop. A T flip-flop (Toggle flip-flop) toggles its output on each clock pulse if the **T** input is HIGH, and holds its state if the **T** input is LOW.

Characteristic Table:

CLK	T	Qn	Q_{n+1}
1	0	0	0
1	0	1	1
1	1	0	1
<u> </u>	1	1	0


Excitation Table for JK flip flop

Qn	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


T	Qn	Q _{n+1}	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

K-maps for finding the Boolean expression of J and K:

For $J(T, Q_n)$,



For $K(T, Q_n)$,



To mimic a T flip-flop:


- 1. For toggling:
 - The JK flip-flop must have J = 1 and K = 1 to toggle the output state.
- 2. For holding:
 - The JK flip-flop must have J = 0 and K = 0 to retain its current state.


This can be achieved by connecting both the J and K inputs of the JK flip-flop to the T input.

Circuit Implementation:

- J = T
- K = T

When T = 0, the JK flip-flop holds its state (J = 0, K = 0). When T = 1, the JK flip-flop toggles its state (J = 1, K = 1).





Code:


```
1 'timescale lns / lps
 2 - module jk_flipflop (clk, rst, j, k, qn, qnbar);
 3 input wire clk, rst, j, k;
     output reg qn, qnbar;
 5
 6 - always @(posedge clk or ~rst)
 7 🖯 begin
 8 🖨
         if (rst) begin
 9
             qn <= 0;
             qnbar <= 0;
10
11
         end else begin
12 🖯
             case ({j, k})
13 🖨
                 2'b00: begin
14
15
                     qn <= qn;
                     qnbar<=qnbar;
16 🖯
                 end 2'b01: begin
17
                     qn <= 0;
                     qnbar<=1;
19 🖨
                 end 2'bl0: begin
20
                     qn <= 1;
21
                     qnbar<=0;
22 🖨
                 end 2'bll: begin
23
                     qn <= ~qn;
                     qnbar <= ~qnbar;
25 🖨
                 end default: begin
26
                     qn <= qn;
27
                     qnbar<=qnbar;
28 <del>(</del>)
29 <del>(</del>)
                 end
             endcase
30 ⊖
         end
31 🖨 end
32 endmodule
                   `timescale lns / lps
              2  module t_flipflop(t, clk, rst, qn, qnbar);
              3 input wire t, clk, rst;
                   output reg qn, qnbar;
              4
              6
                   jk_flipflop jkff(clk, rst, t, t, qn, qnbar);
              7 \widehat{\ } endmodule
              8
```

Testbench:

```
1
    `timescale lns / lps
 3  module jk_flipflop_tb;
4 reg J,K;
5 reg Clk, Rst;
 6 wire Qn, Qnbar;
9 🖯 initial
10 🖯 begin
11
       J=1;
12
       K=0:
13
      C1k=1;
14
      Rst=1;
15
      #50;
16
      Rst=0;
17
       #50;
18
       J=0;
19
      K=1;
20
      #50;
21
      J=0;
22
      K=0;
23
      #50;
24
       J=1;
25
      K=1;
26 🖨 end
27
28 🖯 always
29 🖯 begin
30 | #25;
31 | Clk=~Clk;
32 | end
33 🖨 endmodule
 1 'timescale lns / lps
 2 
module t_flipflop_tb;
 3 reg T, Rst, Clk;
 4 wire Qn, Qnbar;
 5
 8 🖯 begin
 9 | T=0;
10 Clk=1;
11 | Rst=1;
12 #10;
13 Rst=0;
14
15
    #50;
    T=1;
16 #50;
17 🖨 end
18
19 👨 always
20 🖨 begin
21 #25;
22 Clk=~Clk;
23 🖨 end
24 🖨 endmodule
```

Observation:

Output Waveforms:



Result:

JK flip flop was converted to T flip flop and it was simulated using Xilinx simulator and its functionality has been verified.

Simulation of SR Flip-Flop

Aim:

To write a Verilog HDL program to simulate SR flip flop and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

An **SR flip-flop** (Set-Reset flip-flop) is a basic bistable circuit widely used in digital electronics for data storage, signal synchronization, and control logic. It is categorized as a **sequential circuit** because its output depends not only on the current inputs but also on the previous state of the system.

The SR flip-flop has:

- **Two inputs:** Set (S) and Reset (R).
- Two outputs: Q (normal output) and Q' (complementary output), which are always inverses of each other.

It is designed to store a single bit of binary information, with its operation governed by the logic levels of the S and R inputs.

Truth Table:

S	R	Q (Next State)	Q' (Next State)	Description
0	0	No change	No change	Memory State
0	1	0	0	Reset State
1	0	1	0	Set state
1	1	Invalid	Invalid	Undefined State (Ambiguous)

- 1. Set (S=1, R=0): When the Set input is high, the flip-flop forces the output Q=1 and Q'=0, regardless of its previous state. This is known as the Set state.
- 2. Reset (S=0, R=1): When the Reset input is high, the flip-flop forces the output Q=0 and Q'=1, clearing the stored value. This is the Reset state.
- 3. **Memory State (S=0, R=0):** When both inputs are low, the flip-flop retains its previous state, maintaining its stored value. This is the **hold or memory state**.
- 4. **Invalid State (S=1, R=1):** When both inputs are high simultaneously, the outputs **Q** and **Q'** become logically inconsistent, as both are forced to be 1. This creates an undefined or invalid state, which must be avoided.


Implementation:

1. Using NOR Gates:

- Two NOR gates are cross-coupled such that the output of each gate is connected to an input of the other.
- Active-high inputs (S=1 and R=1) produce an undefined state.

2. Using NAND Gates:

- Two NAND gates are cross-coupled similarly.
- Active-low inputs are used, meaning the logic is inverted compared to NOR-based SR flip-flops.



Code:


```
Project Summary × sr_flipflop.v × sr_flipflop_tb.v ×
C:/Users/Chirag Gupta/lab_mannual/lab_mannual.srcs/sources_1/new/sr_flipflop.v
`timescale lns / lps
 2 - module sr_flipflop(qn,qnbar,s,r,clk);
     output reg qn, qnbar;
     input wire s, r, clk;
 6 🖨 always @(posedge clk)
 7 🖯 begin
         if (s && r)
         begin
10
            qn<=l'bx;
            qnbar<=1'bx;
         end
12 🗀
13 🖨
         else if (s && ~r)
14 🖯
         begin
15
            qn<=1;
16
            qnbar<=0;
17 🖨
         end
18 🖨
          else if (~s && r)
19 👨
         begin
20
            qn<=0;
21
            qnbar<=1;
22 🖨
         end
23 🖯
         else if (~s && ~r)
24 🖨
         begin
25
            qn<=qn;
26
            qnbar<=qnbar;
27 🖨
28 🖨 end
29 endmodule
```

Testbench:

```
Project Summary × sr_flipflop.v × sr_flipflop_tb.v ×
C:/Users/Chirag Gupta/lab_mannual/lab_mannual.srcs/sim_1/new/sr_flipflop_tb.v
 `timescale lns / lps
 2 module sr_flipflop_tb;
     reg S, R , Clk;
     wire Qn, Qnbar;
     sr_flipflop uut(.s(S), .r(R), .clk(Clk), .qn(Qn), .qnbar(Qnbar));
 7 □ initial begin
     Clk=1;
9 S=0;
10 R=1;
11 #40;
12 S=1;
13 R=0;
14
15
16
     #40;
     S=0;
     R=0;
17 #40;
18 S=1;
19 R=1;
20 🖨 end
21
22 🖨 always
23 🖯 begin
24 #20;
25 Clk=~Clk;
26 🖨 end
27 🖨 endmodule
```

Observation:

Output Waveforms:



Result:

SR flip flop was simulated using Xilinx simulator and its functionality has been verified.

Simulation of D Flip Flop

Aim:

To write a Verilog HDL program to simulate D flip flop and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

A **D** flip-flop (Data or Delay flip-flop) is a sequential logic circuit that captures the value of the data input (**D**) on a specific clock edge and stores it until the next clock cycle. It is one of the simplest and most widely used flip-flops in digital electronics due to its predictable behaviour and elimination of invalid states.

The D flip-flop has:

- One data input (D): Determines the value to be stored.
- One clock input (CLK): Controls when the data is stored.
- Two outputs (Q and Q'): The stored value and its complement.

Truth Table:


D	Q (Next State)	Q' (Next State)	Description
0	0	1	Stores 0
1	1	0	Stores 1

1. On Clock Edge:

- When a rising edge (positive edge-triggered) or falling edge (negative edge-triggered) of the clock occurs, the value of **D** is captured and stored in **Q**.
- The output remains constant until the next clock edge.

2. Transparent Latch Behavior (Optional):

• If implemented with an enable signal instead of a clock, the D flip-flop acts as a transparent latch, where **Q** follows **D** as long as the enable is active.



Code:


```
× d_flipflop_tb.v
d_flipflop.v
C:/Users/Chirag Gupta/lab_mannual/lab_mannual.srcs/sources_1/new/d_flipflop.v
Q | 🛗 | ♠ | → | ¾ | 🖺 | 🛅 | 🗙 | // | 🎟 | ♀ |
 1
     `timescale lns / lps
 2 
module d_flipflop(d, clk, qn, qnbar);
 3 input wire d, clk;
 4 output reg qn, qnbar;
 5
 6 - always @(posedge clk)
7 🖯 begin
8 🖨
       if (d)
9 🗇
       begin
10
            qn \le 1;
11
            qnbar<=0;
12 🖨
        end
13 🖨
        else if (~d)
14 🖯
        begin
15
            qn<=0;
16
            qnbar<=1;
17 🖨
18 🗀 end
19 🖨 endmodule
```

Testbench:

```
`timescale lns / lps
2 
module d_flipflop_tb;
3 reg D, Clk;
4 wire Qn, Qnbar;
5
\texttt{d}_{\texttt{flipflop uut(.d(D), .clk(Clk), .qn(Qn), .qnbar(Qnbar));}}
7 initial
8 🖨 begin
9 Clk=1;
10
         D=0;
        #40;
11
12
        D=1;
13
         #40;
14 🚊 end
15
16 🖯 always
17 🖨 begin
18
        #20;
19
         Clk=~Clk;
20 🖨 end
21 \bigcirc endmodule
```

Observation:

Output Waveforms:



Result:

D flip flop was simulated using Xilinx simulator and its functionality has been verified.

Simulation of counters (Up counter, Down counter)

Aim:

To write a Verilog HDL program to simulate different types of counters and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

A **counter** is a sequential circuit that goes through a predetermined sequence of states upon receiving clock pulses. Counters are broadly classified into two categories based on their counting behaviour:

- 1. **Up Counter**: Counts incrementally (e.g., $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$).
- 2. **Down Counter**: Counts decrementally (e.g., $3 \rightarrow 2 \rightarrow 1 \rightarrow 0$).

Up Counter (Asynchronous)

An **up counter** increments the count with each clock pulse, transitioning through binary states in ascending order.

Working Principle:

- 1. The LSB flip-flop toggles its state with every incoming clock pulse.
- 2. Each subsequent flip-flop toggles its state when the preceding flip-flop transitions from 1 to 0 (falling edge of the output).
- 3. The counter's states follow a binary counting sequence, starting from 0 and increasing until the maximum value is reached, after which it resets to 0.

State Transition:

For a 3-bit asynchronous up counter:

• States: $000 \to 001 \to 010 \to 011 \to 100 \to 101 \to 110 \to 111 \to 000$.

Circuit Configuration:

- Each flip-flop is connected in series.
- The clock input is applied only to the first flip-flop.
- The output of each flip-flop serves as the clock input for the next flip-flop.

Down Counter (Asynchronous)

A **down counter** decrements the count with each clock pulse, transitioning through binary states in descending order.

Working Principle:

- 1. The LSB flip-flop toggles its state with every clock pulse.
- 2. Each subsequent flip-flop toggles its state when the preceding flip-flop transitions from 0 to 1 (rising edge of the output).
- 3. The counter's states follow a binary counting sequence in reverse, starting from the maximum value and decreasing until 0, after which it wraps back to the maximum value.


State Transition:

For a 3-bit asynchronous down counter:

• States: $111 \rightarrow 110 \rightarrow 101 \rightarrow 100 \rightarrow 011 \rightarrow 010 \rightarrow 001 \rightarrow 000 \rightarrow 111$.

Circuit Configuration:

- Similar to the up counter, but the clock triggering logic is reversed.
- Flip-flops are configured to decrement the count instead of incrementing.



Code:

Up Counter

```
`timescale lns / lps
 2 - module upcounter(count, clk, rst);
 3 output [2:0]count;
input clk, rst;
reg [2:0]qn;
7 🖯 always @(posedge clk or rst) begin
8 if (rst) begin
           qn[0]<=0;
       end else begin
10 🖨
11 !
          qn[0]=~qn[0];
       end
12 🖨
13 🖒 end
14
15 🖨 always @(negedge qn[0] or rst) begin
16 🤛 if (rst) begin
17
           qn[1]<=0;
18 🖨
      end else begin
19
           qn[1]<=~qn[1];
20 end
21 😑 end
23 \stackrel{.}{\ominus} always @(negedge qn[1] or rst) begin
24 🖯 if (rst) begin
25
           qn[2]<=0;
26 🗒
      end else begin
27
          qn[2] <= qn[2];
      end
28 🗀
29 🖒 end
30 assign count=qn;
32 🖨 endmodule
```

Down Counter

```
1
     `timescale lns / lps
 2 - module downcounter(count, clk, rst);
 output [2:0]count;
input clk, rst;
 5 reg [2:0]qn;
 6
 7 \stackrel{\cdot}{\ominus} always @(posedge clk or rst) begin
 8 if (rst) begin
 9
             qn[0]<=0;
10 🖨
        end else begin
11
           qn[0]=~qn[0];
        end
12 🖨
13 🖨 end
14
15 \Leftrightarrow always @(posedge qn[0] or rst) begin
16 🖯 if (rst) begin
17
           qn[1]<=0;
18 🖨
        end else begin
         qn[1] <= qn[1];
19
20 🖨 end
21 🖨 end
22
23 \stackrel{.}{\ominus} always @(posedge qn[1] or rst) begin
24 🖯 if (rst) begin
25
            qn[2]<=0;
26 🗎
        end else begin
27
          qn[2] <= qn[2];
28 🗀
         end
29 🖨 end
30 assign count=qn;
32 😑 endmodule
```

Testbench:

Up Counter

```
1 'timescale lns / lps
 2   module upcounter_tb;
 reg Clk, Rst;
wire [2:0]Count;
 6 | upcounter uut (.clk(Clk), .rst(Rst), .count(Count));
7 | initial
 8 🖨 begin
 9
        Clk=1;
        Rst=1;
10
11
        #10;
     Rst=0;
12
13 🖨 end
14
15 🖨 always
16 🖯 begin
17 #20;
18 Clk=~Clk;
19 🖨 end
20 🖨 endmodule
```


Down Counter

```
1 'timescale lns / lps
 2   module downncounter_tb;
 3 reg Clk, Rst;
 4 | wire [2:0]Count;
 6 downcounter uut (.clk(Clk), .rst(Rst), .count(Count));
 \mathbf{7} \stackrel{\cdot}{\bigcirc} \text{ initial}
 8 🖨 begin
      Clk=1;
 9 :
10
        Rst=1;
11 ;
         #10;
12
         Rst=0;
13 🖨 end
14
15 🖨 always
16 🖯 begin
17 #20;
18 Clk=~Clk;
19 🗀 end
20 endmodule
```


Observation:

Output Waveforms:

Up Counter



Down Counter:



Result:

Up counter and down counter were simulated using Xilinx simulator and its functionality has been verified.

Simulation of Decade Counter

Aim:

To write a Verilog HDL program to simulate decade counter and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

A decade counter is a type of counter that counts from 0 to 9 (ten states in total, hence the name "decade"). After reaching 9 (binary 1001), it resets back to 0 on the next clock pulse. Decade counters are commonly used in applications that require counting in decimal form, such as digital clocks, frequency dividers, and event counters.

Decade counters can be implemented as either synchronous or asynchronous counters. Here, we will focus on the synchronous decade counter.

In a synchronous counter, all flip-flops are clocked simultaneously by the same clock signal. This ensures that the state transitions occur without the ripple effect seen in asynchronous counters.

- 1. A decade counter counts from 0000 (0) to 1001 (9) in binary.
- 2. When the count reaches 1010 (binary 10 or decimal 10), it resets back to 0000 on the next clock pulse.
- 3. This reset mechanism is implemented using logic gates that detect the 1010 state and force the counter back to 0000.

Designing a 4-bit Synchronous Decade Counter

To design a synchronous decade counter using JK flip-flops or T flip-flops, follow these steps:

Step 1: Determine the Required Flip-Flops

- A decade counter needs to count from 0 to 9, which requires 4 bits (since $2^4 = 16$ possible states).
- Use 4 flip-flops labelled as FF₃, FF₂, FF₁, and FF₀ (MSB to LSB).

Step 2: Create the Truth Table

Count	Present State					Next	State	
	\mathbf{Q}_3	\mathbf{Q}_2	\mathbf{Q}_1	Q_0	Q3*	Q2*	Q ₁ *	Q ₀ *
0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	1	0
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	1	0	0
4	0	1	0	0	0	1	0	1
5	0	1	0	1	0	1	1	0
6	0	1	1	0	0	1	1	1
7	0	1	1	1	1	0	0	0
8	1	0	0	0	1	0	0	1
9	1	0	0	1	0	0	0	0

Step 3: Determine the Flip-Flop Inputs

For JK flip-flops, the inputs J and K determine the state transition:

Count	FF-3 (C	$Q_3 \rightarrow Q_3^*$	FF-2 (C	$Q_2 \rightarrow Q_2 *$	FF – 1 (0	$Q_1 \rightarrow Q_1^*$	FF - 0 (C	$Q_0 \rightarrow Q_0 *)$
	J_3	K ₃	J_2	K_2	J_1	K_1	J_0	K_0
0	0	X	0	X	0	X	1	X
1	0	X	0	X	1	X	X	1
2	0	X	0	X	X	0	1	X
3	0	X	1	X	X	1	X	1
4	0	X	X	0	0	X	1	X
5	0	X	X	0	1	X	X	1
6	0	X	X	0	X	0	1	X
7	1	X	X	1	X	1	X	1
8	X	0	0	X	0	X	1	X
9	X	1	0	X	0	X	X	1

Step 4: Implement the Reset Logic


To reset when the count reaches 1010:

- 1. Use an AND gate to detect when Q3 = 1 and Q1 = 1.
- 2. Connect the AND gate output to the clear (reset) input of all flip-flops.

Reset Condition: Reset = $Q3 \cdot Q1$

Logic Diagram

- 1. Use four JK flip-flops connected in a synchronous manner.
- 2. Connect the AND gate to reset the counter when the state reaches 1010.



Code:


```
1 'timescale lns / lps
 2 
  module decade_counter(clk, reset, q);
 3 input wire clk, reset;
 4 cutput reg [3:0]q;
 5 ¦
 6 
always @(posedge clk or reset)
7 🖯 begin
8 🖯 if (reset) begin
9 ¦
            q<=4'b0000;
10 🖨
       end
11 🖯
        else begin
12 🖯
           if (q == 4'b1001)
                             q <= 4'b0000;
13 🖨
           else q<= q+1;
14 🗀
         end
15 🖨 end
16 @ endmodule
```

Testbench:

```
1 'timescale lns / lps
 2 — module decade_counter_tb;
 3 wire [3:0]qn;
 4 | reg Clk, rst;
 5 ¦
 6 decade_counter uut (.q(qn), .clk(Clk), .reset(rst));
 7 \ensuremath{\,oldsymbol{oldsymbol{\ominus}}} initial begin
     rst=1;
 9 | Clk=1;
10 #10;
11 ; rst=0;
12 🖨 end
13
14 🖯 always
15 🖨 begin
16 #20;
17 Clk =
     Clk = ~Clk;
18 🗀 end
19 🖨 endmodule
20 1
```

Observations:

Output Waveform



Result:

Decade counter was simulated using Xilinx simulator and its functionality has been verified.

Simulation of Registers

Aim:

To write a Verilog HDL program to simulate decade counter and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

A **register** is a group of flip-flops used to store and transfer data. Each flip-flop stores a single bit, so a register with n flip-flops can store n bits of data. Registers play a critical role in digital systems, acting as temporary storage elements and enabling data manipulation, transfer, and synchronization.

Registers are primarily categorized based on how data is loaded into and shifted out of them. The shifting direction and data flow (serial or parallel) distinguish different types of registers.

Types of Registers

1. Parallel-In Parallel-Out (PIPO) Register

- **Operation**: Data is loaded into the register simultaneously (parallel load) and all bits are output simultaneously (parallel output).
- Use Case: Temporary storage or buffering of data.

Working:

- All bits are written into the flip-flops simultaneously using parallel data input lines.
- All bits are read simultaneously via parallel output lines.

Example: Storing 4-bit binary data in one clock cycle.

2. Parallel-In Serial-Out (PISO) Register

- **Operation**: Data is loaded into the register in parallel but is shifted out one bit at a time serially.
- Use Case: Converting parallel data into serial form for transmission.

Working:

1. Data is loaded into the register in parallel.

2. On each clock pulse, one bit is shifted out serially, starting from the MSB or LSB depending on the design.

Example: Sending 8-bit data serially over a single wire.

3. Serial-In Parallel-Out (SIPO) Register

- Operation: Data is loaded serially, one bit at a time, and is output in parallel.
- Use Case: Converting serial data into parallel form for processing.

Working:

- 1. Bits are shifted into the register serially on each clock pulse.
- 2. Once all bits are loaded, they are available simultaneously at the parallel output.

Example: Receiving data from a serial communication line and converting it to parallel form for further use.

4. Serial-In Serial-Out (SISO) Register

- Operation: Data is loaded serially and is also shifted out serially, one bit at a time.
- Use Case: Temporary storage and transfer of data in serial form.


Working:

- 1. Each bit is shifted into the register on a clock pulse.
- 2. The stored bits are shifted out serially on subsequent clock pulses.

Example: Transferring data within serial communication systems.

Type	Input Mode	Output Mode	Purpose
PIPO	Parallel	Parallel	Temporary storage, high-speed buffering
PISO	Parallel	Serial	Parallel-to-serial data conversion
SIPO	Serial	Parallel	Serial-to-parallel data conversion
SISO	Serial	Serial	Serial data shifting/storage

PIPO (Parallel In Parallel Out)




Code:


Testbench:

```
`timescale lns / lps
2 
module reg_pipo_tb;
3 reg Clk, rst;
4 reg [3:0]D;
5 wire [3:0]qn;
    wire [3:0]qn;
7 reg_pipo uut (.clk(Clk), .reset(rst), .d(D), .q(qn));
8 🖨 initial begin
9
        Clk=1;
10
         rst=1;
11
         #50;
12
         rst=0;
         D=4'b0110;
13
14 🗀 end
15
16 always
17 🖨 begin
18
       #50;
19
        Clk = ~Clk;
20 🖨 end
21 🖨 endmodule
```

Output waveform:



PISO (Parallel In Serial Out)




Code:

```
reg_piso.v × reg_piso_tb.v ×
C:/Users/Chirag Gupta/lab_mannual/lab_mannual.srcs/sources_1/new/reg_piso.v
1 'timescale lns / lps
2 
module reg_piso(clk, rst, load, d_in, s_out);
3 4
    input wire clk, rst, load;
    input wire [3:0] d_in;
    output reg s_out;
 6 reg [3:0] shift_reg;
8 \buildrel \ominus always @(posedge clk or rst) begin
9 🖯
      if (rst) begin
10
11
           shift_reg <= 4'b0000;
           s_out <= 1'b0;
12 🚍
      end else if (load) begin
13
         shift_reg <= d_in;
14 🚍
      end else begin
15
          s_out <= shift_reg[3];
16
           shift_reg <= shift_reg << 1;
17 🖨 end
18 🗎 end
19 endmodule
```


Testbench:

```
`timescale lns / lps
2  module reg_piso_tb;
3 reg Clk, Rst, Load;
   reg [3:0]data;
5 ¦
   wire s_out;
6
8 🖯 initial begin
9
   Clk = 1;
  Load = 0;
10
11 | Rst = 1;
12 #50;
13 ;
   Rst = 0;
14
   data = 4'b1101;
15
   Load = 1;
16 #10;
17 Load = 0;
18 ⊝ end
19
20 🖨 always
21 🖯 begin
22 #50;
23 | Clk = ~Clk;
24 🖨 end
25 endmodule
```

Output Waveform:



SIPO (Serial In Parallel Out)




Code:

```
reg_sipo.v × reg_sipo_tb.v
C:/Users/Chirag Gupta/lab_mannual/lab_mannual.srcs/sources_1/new/reg_sipo.v
Q 🛗 ← → 🔏 🖺 🗈 🗙 // 🔳 ♀
     `timescale lns / lps
2 — module reg_sipo(clk, rst, sin, pdata);
4
    input wire clk, rst;
    input wire sin;
 6 output reg [3:0] pdata;
8 🖨 always @(posedge clk or rst) begin
9 🖯
      if (rst) begin
10
            pdata <= 4'b0000;
11 🖨
        end else begin
12
           pdata <= {pdata[2:0], sin};
13 🖨
        end
14 🗀 end
15 🖨 endmodule
```


Testbench:

```
`timescale lns / lps
 2  module reg_sipo_tb;
reg Clk, Rst;
reg s_in;
wire [3:0] pdata;
7 | reg_sipo uut (.clk(Clk), .rst(Rst), .sin(s_in), .pdata(pdata)); 8 | initial begin
9 | Clk=1;
10 Rst=1;
11
12
     #50;
     Rst=0;
13
     s_in = 1'b1;
14 #50;
15
16
     s_in = 1'b1;
     #50;
17 s_in = 1'b0;
18 | #50;
19 s_in
20 #50;
     s_in = 1'b1;
21 | s_in = 1'b0;
22 🖨 end
23
24 🖯 always begin
26 Clk = ~Clk;
27 🖨 end
28 😑 endmodule
```

Output Waveform:



SISO (Serial In Serial Out)




Code:

```
reg_siso.v × reg_siso_tb.v ×
C:/Users/Chirag Gupta/lab_mannual/lab_mannual.srcs/sources_1/new/reg_siso.v
Q | 🕍 | ♠ | ※ | 🖺 | 🗈 | X | // | III | ♀
     `timescale lns / lps
2 — module reg_siso(clk, rst, sin, sout);
     input wire clk, sin, rst;
     output reg sout;
     reg [3:0]shift_reg;
7 🖯 always @(posedge clk or rst) begin
       if (rst) begin
9
             shift_reg <= 4'b0000;</pre>
             sout <= 1'b0;
11 🖨
        end else begin
12
            sout <= shift_reg[3];
13
             shift_reg <= {shift_reg[2:0], sin};</pre>
14 🗀
         end
15 🖨 end
16 😑 endmodule
```

Testbench:

```
1 'timescale lns / lps
 2   module reg_siso_tb;
3 4
    reg Clk, s in, Rst;
    wire s_out;
 6 reg_siso uut (.clk(Clk), .rst(Rst), .sin(s_in), .sout(s_out));
 8 🖯 begin
 9 | Clk=1;
10 | Rst=1;
11
    #50;
12 Rst=0;
13 s_in = 1'bl;
14 #50;
15
    s_in = 1'b0;
16 #50;
17 s_in = 1'bl;
18
    #50;
19
    s_in = 1'b1;
20 #50;
21 | s_in = 1'b0;
22 🖨 end
23
24 🖨 always begin
25 #25;
26 Clk = ~Clk;
27 end
28 endmodule
```

Output Waveforms:



Result:

Different types of registers were simulated using Xilinx simulator and its functionality has been verified.

Simulation of Basic 4-bit ALU

Aim:

To write a Verilog HDL program to simulate a basic 4-bit ALU and verify the outputs using simulator.

Apparatus:

Xilinx Vivado Personal Computer

Theory:

A 4-bit Arithmetic Logic Unit (ALU) is a combinational digital circuit designed to perform arithmetic and logic operations on two 4-bit binary inputs. This ALU uses Verilog's built-in operators $(+, -, \&, |, ^, \sim, <<, >>)$ for simplicity and synthesis efficiency.

Inputs:

- A[3:0]: 4-bit input operand A
- B[3:0]: 4-bit input operand B
- opcode[2:0]: 3-bit selector to choose the operation

Outputs:

- res[3:0]: 4-bit result output
- Zero: High if the result is 0000
- CarryOut: High if addition generates carry out (optional)

Supported Operations:

Opcode	Operation	Description
000	Y = A + B	4-bit addition
001	Y = A - B	4-bit subtraction
010	Y = A & B	Bitwise AND
011	Y = A B	Bitwise OR
100	Y = A ^ B	Bitwise XOR
101	Y = ~A	Bitwise NOT of A
110	Y = A << 1	Logical left shift of A
111	Y = A >> 1	Logical right shift of A

Implementation Notes

- Arithmetic and logic operations are implemented using Verilog operators for ease and clarity.
- The Zero flag checks if output Y is 0000.
- CarryOut can be optionally derived by checking the MSB in case of addition.

This 4-bit ALU provides a compact and functional implementation of key arithmetic and logic functions. It serves as a foundational module for larger processor designs and demonstrates the use of synthesizable Verilog constructs to implement hardware functionality efficiently.


Code:

```
`timescale lns / lps
 2 - module alu top(A,B,opcode,res,flag);
 4 !
       input wire [3:0] A, B;
5
      input wire [2:0] opcode;
6
      output reg [3:0] res;
 7 :
      output reg [1:0]flag;
      reg [4:0]add;
8
9
        reg c,z;
10
11 🗇
        always @(*)
12 🖯
        begin
           c=1'b0;
13
14
           flag = 2'b00;
15 🖨
          case (opcode)
16 ⊖
              3'b000:
17 🖨
                  begin
18
                      add = A + B;
19
                      res = add[3:0];
20 :
                      c = add[4];
21 🗀
                   end
22
              3'b001: res = A - B;
23 ¦
               3'b010: res = A & B;
24
               3'b011: res = A | B;
25
                3'b100: res = A ^ B;
26
                3'b101: res = ~ A;
27
               3'b110: res = A << 1;
28 :
               3'b111: res = A >> 1;
29
               default: res = 4'b0000;
30 ⊖ endcase
31
32 !
           z = (res == 4'b00000)? 1'b1 : 1'b0;
33
           flag = {z, c};
34 🖨
35 @ endmodule
```

Testbench:

```
`timescale lns / lps
 2 module alu_top_tb;
         reg [3:0]a,b;
         reg [2:0]code;
 5
         wire [3:0]result;
         wire [1:0]flag;
         alu_top uut (.A(a), .B (b), .opcode(code), .res(result), .flag(flag));
10 (D)
11 (D)
         initial
         begin
12
             $monitor ("Opcode = %b, A = (%b %d), B = (%b %d), Result = (%b %d)", code, a, a, b, b, result, result);
13
             a = 4'b1001;
            b = 4'b1001;
14
15
            code = 3'b000;
            #50 code = 3'b001;
#50 code = 3'b010;
16
17
            #50 code = 3'b011;
#50 code = 3'b100;
18
19
20
             #50 code = 3'b101;
             #50 code = 3'b110;
21
22
             #50 code = 3'bll1:
             #50 code = 3'bx;
23
24 🖨
        end
25 🖨 endmodule
```

Output Waveform:



Result:

4-bit basic ALU has been simulated with the help of Xilinx Simulator and its functionality has been verified.