


# 实验3波形分析

梁鑫嵘; 200110619


实验3波形分析  
波形分析  
附：程序

## 波形分析




系统状态分析：

- 0~6.495us：
  - 系统启动状态，等待时钟ip复位
  - 系统复位状态，设置所有寄存器的初值
- 6.495~6.595us：等待按键状态，等待按下按钮后开始启动系统
- 6.595~8.195us：写入BRAM状态



- ena、wea 拉高表示写入BRAM
- dina 和 addr 在当前周期表示当前周期应该写入的数据
- cnt 达到 0xF 之后写入完成
- 8.195~32.195us：读取BRAM到 led 显示状态



1. 读取时 `ena` 拉高而 `wea` 置低，表示读取BRAM
2. 读取后在下一周期把读取到的数据 `douta` 同步到 `led` 输出
3. 每次读取间隔15个周期（实际上板调整为 10000000 个周期）
5. 32.195us~FOREVER：显示完成状态，等待按键后回到初始化状态

## 附：程序

memory\_top.v

```

1 module memory_top (
2     input wire      clk      ,
3     input wire      rst      ,
4     input wire      button,
5     output wire [15:0] led
6 );
7
8     wire locked;
9     wire clk_g;
10
11     wire [15:0] mem_dina;
12     wire [3:0] mem_addra;
13     wire [15:0] mem_douta;
14     wire mem_wea;
15     wire mem_ena;
16
17     clk_div u_clk_div (
18         .clk_in1(clk),
19         .clk_out1(clk_g),
20         .locked(locked)
21     );
22
23     memory_w_r u_memory_w_r (
24         .clk_g(clk_g),
25         .rst(rst),
26         .button(button),
27         .led(led),
28         .locked(locked),
29         .mem_ena(mem_ena),
30         .mem_wea(mem_wea),
31         .mem_addra(mem_addra),
32         .mem_dina(mem_dina),
33         .mem_douta(mem_douta)
34     );
35
36     led_mem u_led_mem (

```

```

37         .clk_a(clk_g),
38         .ena(mem_ena),
39         .wea(mem_wea),
40         .addra(mem_addra),
41         .dina(mem_dina),
42         .douta(mem_douta)
43     );
44
45 endmodule

```

memory\_w\_r.v

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 2021/11/15 23:03:17
7  // Design Name:
8  // Module Name: memory_w_r
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module memory_w_r(
24     input wire clk_g,
25     input wire rst,
26     input wire button,
27     output wire [15:0] led,
28     output wire locked,
29     output wire mem_ena,
30     output wire mem_wea,
31     output wire [3:0] mem_addra,
32     output wire [15:0] mem_dina,
33     input wire [15:0] mem_douta
34 );
35     parameter STATE_RESET = 1;
36     parameter STATE_NOT_WORK = 2;
37     // 这个状态是等待按键松开
38     parameter STATE_NOT_WORK_2 = 3;
39     parameter STATE_WRITE = 4;
40     parameter STATE_READ = 5;
41     parameter STATE_DONE = 6;
42     parameter delay = 32'd15;
43     // parameter delay = 32'd20000000;

```

```

44     integer state;
45     reg [31:0] tim;
46     reg [3:0] cnt;
47
48     reg read_done;
49     assign led = (state == STATE_READ && read_done) ? mem_douta : (state ==
STATE_DONE ? 16'hFFFF : 16'd0);
50
51     reg [15:0] data [15:0];
52
53     reg ena;
54     reg wea;
55     reg [3:0] addra;
56
57     assign mem_ena = ena;
58     assign mem_wea = wea;
59     assign mem_addra = addra;
60     // 防止为了给data[cnt]求值造成再延迟一个周期，还是assign吧
61     assign mem_dina = data[cnt];
62
63     // 读取需要等待到下一周期才取，即 writeFirst
64     reg mem_nop;
65
66     always @ (posedge clk_g or posedge rst) begin
67         if (rst) begin
68             tim <= 32'b0;
69             // 实际上data[0]不会被用到
70             data[0] <= 16'h0001;
71             data[1] <= 16'h0001;
72             data[2] <= 16'h0003;
73             data[3] <= 16'h0007;
74             data[4] <= 16'h000F;
75             data[5] <= 16'h001F;
76             data[6] <= 16'h003F;
77             data[7] <= 16'h007F;
78             data[8] <= 16'h00FF;
79             data[9] <= 16'h01FF;
80             data[10] <= 16'h03FF;
81             data[11] <= 16'h07FF;
82             data[12] <= 16'h0FFF;
83             data[13] <= 16'h1FFF;
84             data[14] <= 16'h3FFF;
85             data[15] <= 16'h7FFF;
86             state <= STATE_RESET;
87             cnt <= 4'b0;
88             mem_nop <= 1'b0;
89             read_done <= 1'b0;
90         end
91         else begin
92             if (locked) begin
93                 if (state == STATE_RESET) begin
94                     if (button) state <= STATE_NOT_WORK_2;
95                     else state <= STATE_NOT_WORK;
96                 end
97                 else if (state == STATE_NOT_WORK) begin
98                     if (button) state <= STATE_NOT_WORK_2;
99                 end
100                else if (state == STATE_NOT_WORK_2) begin

```

```

101     if (~button) begin
102         state <= STATE_WRITE;
103         tim <= 32'b0;
104         cnt <= 4'b0;
105         mem_nop <= 1'b0;
106         ena <= 1'b0;
107         wea <= 1'b0;
108     end
109 end
110 else if (state == STATE_WRITE) begin
111     if (cnt == 4'd15) begin
112         state <= STATE_READ;
113         cnt <= 4'b0;
114         ena <= 1'b0;
115         wea <= 1'b0;
116     end
117     else begin
118         ena <= 1'b1;
119         wea <= 1'b1;
120         addra <= cnt;
121         // 本周期结束之后 cnt == 1, 所以是从data[1]开始写入的,
122         // mem(i) 对应data[i+1], 一直写入到data[15]
123         cnt <= cnt + 4'b1;
124     end
125 end
126 else if (state == STATE_READ) begin
127     if (mem_nop) begin
128         mem_nop <= 1'b0;
129         ena <= 1'b0;
130         wea <= 1'b0;
131         read_done <= 1'b1;
132     end
133     else begin
134         if (tim == 32'b0) begin
135             // -1 是因为有一个周期在等待读取结果
136             tim <= delay - 1;
137             ena <= 1'b1;
138             wea <= 1'b0;
139             addra <= cnt;
140             if (cnt == 4'd15) begin
141                 mem_nop <= 1'b0;
142                 state <= STATE_DONE;
143                 ena <= 1'b0;
144                 wea <= 1'b0;
145                 addra <= 4'b0;
146                 read_done <= 1'b0;
147             end
148             else begin
149                 mem_nop <= 1'b1;
150                 cnt <= cnt + 4'b1;
151             end
152         end
153         else begin
154             tim <= tim - 32'b1;
155         end
156     end
157 end
158 else if (state == STATE_DONE) begin

```

```
159         if (button) state <= STATE_RESET;
160     end
161 end
162 end
163 end
164 endmodule
```