

```
graph LR; ADC[ADC] --> DSP[DSP]; DSP --> FIFO[FIFO];
```

A block diagram illustrating the data flow in a digital signal processing system. It consists of three rectangular blocks arranged horizontally: ADC (Analog-to-Digital Converter), DSP (Digital Signal Processor), and FIFO (First-In-First-Out buffer). The ADC block is connected to the DSP block by a horizontal arrow pointing right. The DSP block is connected to the FIFO block by another horizontal arrow pointing right. This indicates a sequential flow of data from the ADC to the DSP and then to the FIFO.

[illegible]