




Figure 3-5. Sampled output




Figure 3-6. PLL lock detail

[illegible]