Unit 1 Computer Evolution
Question 1
The Arithmetic and Logic Unit is the core of any
Processor
Adder
Subtractor
Device
Question 2
ALU is needed to transfer data between the various
Processors
Registers
Adder
Bus
Question 3
The of ALU is determined by the way in which its arithmetic instructions are
Efficiency
Flexibility
Complexity
Capacity
Question 4
inputs tell the circuit what to do with the data inputs.
Combinational

Control

Sequential

Direct

Question 5

A typical ALU will haveinput ports and result port.
1,1
1,2
2,1
2,2
Question 6
Additional output bits are together called as thebits.
Input
Status
Binary
Control
Question 7
The result of the computation is sent to the output labeled
ST
DS
SRC
DST
Question 8
are the commands given to the computer which tells what operation
that computer should do.
Code
Memory
Instruction
Program
Question 9
In, the German mathematician and philosopher Gottfried Leibniz constructed a calculator that could perform multiplication and division along with addition and subtraction.

1670
1672
1671
1673
Question 10
In, the punch cards were developed to specify the pattern in the technology of weaving
1746
1750
1749
1748
Question 11
is an electronic device that performs calculations on data, presenting the results to humans or other computers in a variety of useful ways.
Computer
Calculator Modem Instrument Question 12
The group of instructions is called
Program
Code
Data
Procedure
Question 13
The machine used a of punched paper cards.

Group
Class
Series
Bundle
Question 14
In 1801, made an improvement to the textile loom.
Gottfried Leibniz
B. Pascal.
Charles Babbage
Joseph Marie Jacquard
Question 15
The only arithmetic operation performed by difference engine machine was
Addition
Subtraction
Division
Multiplication
Question 16
The difference engine consist of a number of mechanical
Processors
Devices
Registers
Disks
Question 17
machine was designed to be a general purpose device that is capable of performing any mathematical operation automatically.
Analytical Engine

Differences Engine
Hardwired Engine
Rotational Engie
Question 18
is a memory unit comprising sets of counter wheels.
Mill
Store
Punch Cards
Output
Question 19
corresponds to a modern Arithmetic Logic Unit.
Store
Punch Cards
Output
Mill
is a printer or a card punch device so that output data is either printed on a printer or punched on cards.
Punch Cards
Output
Mill
Store
Question 21
constituted a computer program.
Output

Store
Punch Cards
Mill
Question 22
was designed and constructed by at the Moore school of engineering .
ENIAC (Electronic Numerical Integrator and Computer)
ENIAC (Electronic Numerical Inter and Computer)
ENC (Electronic Numerical Computer)
IAC (Integrator and Computer)
Question 23
In the the first two supercomputers were designed specifically for numeric processing in scientific applications.
1942
1950
1952
1960
Question 24
ENIAC was able to performadditions or subtractions per second.
2000
3000
5000
7000
Question 25
In, Dennis Ritchie developed the C language from the design of the CPL and Thompson's B.

1968
1970
1972
Question 26
The microprocessor that was introduced by Intel was in 1972.
Intel 8000
Intel 8005
Intel 8008
Intel 8009
Question 27
refers to the operational units of a computer and their interconnections, and how they implement the architecture of the system.
Organisation
Structure
Function
Computer
Question 28
Fifth generation is based on parallel processing hardware and software.
C++
C
Java
Artificial Intelligence (AI)
Question 29
The smallest machines are called as
Macrocomputers
Computers

Semicomputers

Microcomputers
Question 30
are used for business data processing, when computing and storage capacity is larger than what the minicomputers can handle.
Miniframes
Microframes
Macroframes
Mainframes
Question 31
A is a complex system that contains millions of elementary electronic components.
Computer
Modem
Calculator
Bus
Question 32
defines the way in which the components of a computer are interrelated.
Structure
Function
Organization
Architecture
Question 33
refers to those attributes of a computer system which are visible to a
programmer.
Structure
Organization

Architecture
Function
Question 34
defines the operation of each individual component as a part of the structure.
Organization
Function
Structure
Architecture
Question 35
refers to the operational units of a computer and their interconnections, and how they implement the architecture of the system.
Structure
Architecture
Organization
Functiom Question 36
The of the bus is the number of wires in the bus.
Capacity
Memory
Size
Length
Question 37
It consists of a on the horizontal line that represents it is a bus that carries more wires.
Slant Dash
Equals

Plus
Dash
Question 38
A bus allows any number ofto hook up to the bus.
Machines
Devices
Instruments
Instructions
Question 39
bit address bus for the CPU to specify which address to read or write from or to memory.
4
8
16
32
Question 40
Other kinds of busses that are used primarily for I/O devices like
USB
Memory Device
Hardware device
Software Device
Question 41
For N devices, this requires about connections, which may be too many.
N-1
N
N2

N+1
Question 42
To support two 32-bit busses, both the CPU and memory require pins or
16
28
32
64
Question 43
In control unit determines the address of the next instruction to be
executed and loads it into program counter.
Instruction Interpretation
Instruction Sequencing
Data Instruction
Data Interpretation
Question 44
The I/O transfers are controlled by the instructions that identify both the devices involved and the type of transfer.
Hardware
General
Instructional
Software
Question 45
The data transfer between a processor and the is controlled by the control circuits.
Device
Memory
Microprocessor

Hardware
Question 46
The computer accepts information through theunit and transfers it to the memory.
Output
Control
Instruction
Input
Question 47
stored in the memory is fetched into arithmetic and logic unit to perform the
desired operations.
Information
Program
Data
Hardware
Question 48
Processed information is transferred to theunit.
Input
Output
Control
Storage
Question 49
All activities inside the machine are controlled by aunit.
Control
Input
Output
Storage

Question 50
ALU stands for
Arithmetic Logic Unit
Arithmetic Local Unit
All Local Unit
All Logic Unit
Question 51
All instructions are stored as values.
Secondary
Decimal
Octal
Binary
Question 52
A is an entity that interacts in some or the other way with its external environment. Modem
Computer
Processor
Register
Question 53
is the computational unit and controls the operations of the computer and performs its data processing functions.
CPU
Computer
Register
Modem
Question 54

is used to store the instructions, data and the result.
Disk
Drive
Memory
I/O Interface
Question 55
is used to move data from the computer and from its external environment.
Modem
Memory
Register
Input/Output Interface
Question 56
The computer system consists of CPU.
Zero
Single
Double
Multi
Question 57
The bulk of the memory is stored in a separate device called RAM usually called
Physical Memory
Secondary Memory
Internal Memory
Primary Memory
Question 58
Information from the secondary memory is accessed indirectly through the I/O programs that transfer the information between the main memory and memory.

Primary
Internal
Secondary
Physical
Question 59
Primary memory is also called as
Internal Memory
External Memory
Main Memory
Primary Memory
Question 60
Memory is a large array of
Bits
Bytes
Words
Groups
Question 61
Most of the memory is in, which can be thought of as a large array of bytes.
RAM
Hardwired Memory
External Memory
Internal Memory
Question 62
The number of bits in each word is called asof the computer.
Word Count

Word Length
Word Variable
Word Memory
Question 63
Addresses are the numbers used to identify locations.
Alternative
Serial
Parallel
Successive
Question 64
All the I/O peripherals are than CPU and RAM.
Slower
Faster
Cheaper
Expensive
Question 65
There are a wide variety of which deliver different amounts of data, run at different speeds and present data in different formats.
Processors
Peripherals
Registers
Drives
Question 66
is electronically connected to the processing part of a computer.
Output Device
Hardware Device

Input Device
Peripheral Device
Question 67
Computer accepts the coded information through the unit.
Control
Transmission
Output
Input
Question 68
unit displays the processed results.
Input
Output
Control
ALU
Question 69
A key characteristic of a bus is that it is a shared medium.
Receiving
Translation
Transmission
Transparent
Question 70
The communication between the external environment and CPU is established through the System
Bus
Memory
RAM

ROM
Question 71
contains an address of an instruction to be fetched.
Instruction Registers
Program Counter
Storage Registers
Instruction Counter
Question 72
MAR stands for
Main Address Registers
Memory Accumulator Register
Memory Address Registers
Memory And Registers
Question 73
memory, which stores both instructions and data.
Main
Secondary
Primary
Internal
Question 74
capable of operating on binary data.
PC
IR
MAR
ALU

Question 75

Input and Output (I/O) equipment operated by the unit.
Storage
Control
Output
Input
Question 76
contains a word of data to be written to memory or the word most recently used.
MAR
IR
MBR
PC
Question 77
is a special purpose register designated to hold the result of an operation performed by the ALU.
Program Counter
MAR
MBR
Accumulator
Unit 2 Basic Arithmetic Operations
Question 1
Booths Algorithm invented by
Anil davis Booth
Andrew Donald Booth
Charles Babbage

Michael Booth
Question 2
Booth used that were faster at shifting than adding and created the algorithm to increase their speed.
Scientific Calculators
Mobiles
Desk Calculators
Computers
Question 3
Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in complement notation.
Question 3 options:
1's
2's
3's
4's
Question 4
Booth's algorithm examines adjacent pairs of bits of thebit multiplier Y in signed two's complement representation.
N-1
N+1
N/2
N
Question 5
point describes a method of representing real numbers in a way that can support a wide range of values.

F	Floating
F	Fixed
Γ	Decimal
C	Octal
Questi	ion 6
The ba	ase for the scaling is normally, or
2	2,8,16
2	2,10,16
2	2,4,8
2	2,16,32
Questi	ion 7
The fir	rst part represents a signed, fixed-point number called the
E	Exponent
F	Fraction
N	Mantissa
F	Floating Point
Questi	ion 8
The se	cond part designates the position of the decimal (or binary) point and is called the
N	 Mantissa
Γ	Decimal Point
F	Fraction
E	Exponent
Questi	ion 9
The	and the radix-point position of the mantissa are always assumed.
N	Mantissa

Exponent
Fraction
Radix
Question 10
A floating-point number is said to be normalized if the most significant digit of the mantissa is
Non-zero
Zero
Positive
Negative
Question 11
numbers provide the maximum possible precision for the floating-point
number.
Positive
Negative
Normalized
Physical
Question 12
The mantissa is always a number in the range from
1 to 2
1 to 3
1 to 4
1 to 5
Question 13
Floating point arithmetic is a way to represent and handle a large range of real numbers in a
Decimal Form

Octal Form

Binary Form
Hexadecimal Form
Question 14
The exponent is an with some special provisions for handling negative exponents .
Word
Integer
Byte
Bit
Question 15
A real number in the floating point format consists of a mantissa and an integer
Fraction
Decimal
Binary
Exponent
Question 16
The performance of systems is dramatically affected by how well software
designers understand the basic hardware technologies at work in a system.
Hardware
Constant
Software
Computer
Question 17
designers must understand the far reaching effects their design decisions
have on software applications.
Software

Computer
Application
Hardware
Question 18
The procedure of division is then repeated with the new sequence, continuing until the digits in the have been exhausted.
Divisor
Dividend
Quotient
Subtrahend
Question 19
The first integrated circuit to implement the draft of what was to become IEEE
Intel 8086
Intel 8087
Intel 8088
Intel 8089
Question 20
In IEEE standards Single precision width is
8 bits
16 bits
32 bits
64 bits
Question 21
In IEEE standards double precision width is
64 bits
84 bits

128 bits
Question 22
In IEEE standards single precision range is
�1.18�10?38to �9.2�1038
♦1.18♦10?38to ♦2.4♦1038
•1.18•10?38to •8.4•1038
♦1.18♦10?38to ♦3.4♦1038
Question 23
A binary digit is called a
Word
Byte
Bit
Octal
Question 24
If the minuend is larger than the subtrahend, the difference is
Positive
Negative
Neutral
Positive or Negative
Question 25
Digital computers use the binary number system, which has two digits
0,0
0,1
1,1

118 bits

Question 26
If the minuend is than the subtrahend, the difference is negative.
Larger
Equal
Lesser or equal
Smaller
Question 27
If minuend and subtrahend are equal, the difference is
Positive
Negative
More than zero
Zero
Question 28
Negative of negative is
Positive
Negative
Positive and Negative
Positive or Negative
Question 29
is represented in digital computers in groups of bits.
Data
Instruction
Program
Information
Question 30

A shift register may bedirectional.
Uni or Bi
Uni
Bi
Uni and Bi
Question 31
Two designs for general shift registers, one using and the other using D-Flip-flop,J-Flip-flop
D-Flip-flop,JK-Flip-flop
SR-Flip-flop,JK-Flip-flop
D-Flip-flop,SR-Flip-flop
Question 32
The may have one or more shift registers in order to implement the different types of shifts.
PC
IR
MAR
ALU
Question 33
In a shift register with input, the bits to be shifted are input one by one.
Parallel
Direct
Serial
Indirect
Question 34
The operation results in a carry if the sum (or difference) has hit

27

Created by Ganesan D & Kartik Umredkar

N+1
N
N-1
N/2
Question 35
Algorithm indicates if the result of a signed 2's complement addition or subtraction is out-of-range.
Carry
Overflow
Shift
Slow Division
Question 36
A system known as ones' complement can be used to represent numbers.
Negative
Positive
Signed
Unsigned
Question 37
The binary division is similar to the division procedure.
Decimal
Octal
Primary
Secondary
Question 38
The problems of multiple representations of 0 and the need for the end-around carry are circumvented by a system called complement

1's
2's
3's
4's
Question 39
Multiplication is first carried out with the LSB of the multiplicand on the multiplierbasis.
Word by Word
Bit by Bit
Number by Number
Byte by Byte
Question 40
Negating a number (whether negative or positive) is done by inverting all the bits and then adding to that result.
1
2 3 4
Question 41
Multiplication is first carried out with the of the multiplicand on the multiplier bit by bit basis.
MSB
NSB
LSB
SSB
Question 42
The ones' complement form of a negative binary number is the bitwise applied to it

AND
OR
NOT
NAND
Question 43
While performing the subtraction the 1 so complement of the subtrahend is obtained first and thento the minuend.
Added
Multiplied
Stored
Complimented
Question 44
1 s complement method is useful in the sense subtraction can be carried with adder circuits of of a processor.
Input
ALU
Output
Memory
Question 45
1 s complement is added to the minuend, which results in a carry generation known as
End Carry
Next Carry
End-Around Carry
Farward Carry

Question 46

In a computer's, an accumulator is a register in which intermediate arithmetic and logic results are stored.
Memory
CPU
Hardware
Screen
Question 47
Modern CPUs are typically machines.
2-operand
3-operand
4-operand
2-operand or 3-operand
Question 48
The accumulator is initially set to, then each number in turn is read and added to the value in the accumulator.
Zero
Positive Value
Negative Value
Any value
Question 49
Access to main memory is than access to a register like the accumulator because the technology used for the large main memory is slower (but cheaper) than that used for a register.
Faster
Slower
Cheaper
Expensive

Question 50
would add the value read from the memory location at memaddress to the value from the accumulator, placing the result in the accumulator.
Memaddress
ADD address
ADD memaddress
ADD
Question 51
The accumulator is not identified in the instruction by a register number; it is implicit in the instruction and no other register can be specified in the
Instruction
Information
Program
Data
Unit 3: Central Processing Unit and Instructions
Question 1
Programs are normally written in a high-level language, which enables the programmer to use constants, local and global variables, pointers and
String
Pointer
Array
Operand
Question 2
The different ways in which the location of an is specified in an instruction are referred to as addressing modes.
Operation

Opcode
Options
Operand
Question 3
In Addressing Mode ,single memory reference to access data.
Indirect
Register
Direct
Index
Question 4
The operand is in a memory location; the address of this location is given in the instruction.
Explicitly
Implicitly
Directly
Indirectly
Question 5
Processor registers are used as temporary storage locations where the data in a register are accessed using the mode.
Index
Direct
Indirect
Register
Question 6
The register or memory location that contains the address of an operand is called a
Indicator

Index
String
Pointer
Question 7
Programmers use organizations calledto represent the data used in computations.
Program
Data Structures
Computer Organisation
Data Design
Question 8
The instruction must only specify what is the operation to be performed and which is its second
Operand
Operations
Opcode
Code
Question 9
As the technology allowed to move to wider data paths, it has become also possible to specify more complex
Instruction Code
Instruction Format
Program Instruction
Code Format
Question 10
The main drawback is littlein choosing the instruction set, most operations have as an operand the content of the accumulator, and this is also the place where the result goes.

Capacity
Efficiency
Flexibility
Security
Question 11
specifies the operation to be performed
Source Code
Instruction Code
Operation Code
Program Code
Question 12
operation may involve one or more source operands, that is operands
that are the inputs for the operation.
Source Operand Reference
Result Operand Reference
Next Instruction Reference
Operation Code
Question 13
The instruction set is a programmer so means of implementation of the
CPU
Program
Computer
Instruments
Question 14
CPU contains one or more registers that may be referenced byinstructions.
CPU

Program
Sequential
Machine
Question 15
Usually the instructions are written in symbolic representations of machine code using English like language called
Program
Code
Data
Mnemonics
Question 16
The address of the next instruction is handled by the
Program Counter
Addressing
Instruction Format
MAR
Question 17
The layout of the instruction is called
Instrction Details
Code Format
Program Format
Instruction Format
Question 18
is concerned with addresses that refer to the memory other than registers.
Address Granularity
Address generation

Address Range			
Address Modulation			
Question 19			
The designer might provide a variety of instruction formats of lengths.			
Same			
Equal or Unequal			
Different			
Equal and Unequal			
Question 20			
A machine must have registers so that the data can be brought into the for processing.			
CPU			
Printer			
Register			
Amplifier			
Question 21			
Each operand may require its own mode indicator or the use of indicator is limited to of the address fields.			
Two			
Three			
Four			
One			
Question 22			
format is defined as the layout of bits in an instruction in terms of its constituent parts.			
Code			
Data			

Instruction			
Program			
Question 23			
A related consideration for the instruction length is the transfer rate.			
Memory			
Data			
Code			
Program			
Question 24			
Almost all machines have a set of general purpose registers, with typicallyregisters in it.			
8			
16			
32			
8 or 16			
Question 25			
International Reference Alphabet (IRA) is referred to as in the USA.			
ASCII			
Digits			
Words			
Elements			
Question 26			
ASCII • encoded characters are usually stored and transferred asbits per character.			
4			
8			
16			

Quest	tion 27
The _	bit may be set to 1 or 0 for even parity.
8	8
-	16
3	32
(64
Quest	tion 28
Logica	al values are also called as values which are 1 = true, 0 = false.
]	Physical
]	Internal
]	Boolean
]	External
Quest	tion 29
In an l	N-bit word, the bit holds the magnitude of the numbers.
]	N
]	N+1
I	N-1
]	N/2
Quest	tion 30
In an l	N-bit word the N-bits holds the of the numbers.
]	Exponent
I	Magnitude
]	Fraction
]	Decimal

Question 31

All machine language include data types.
Alphabetic
Boolean
Numeric
Fraction
Question 32
is the most fundamental type of machine instruction.
Transfer of Control
Data Transfer
System Control
I/O Transfer
Question 33
If the address refers to virtual memory, translate from virtual to memory address.
Actual
Internal
Physical
External
Question 34
Machines also provide a variety of operations for manipulating individual bits of a word often referred to as
Bit Extension
Bit Twiddling
Bit Welding
Bit Translation
Question 35
System control instructions are reserved for the use of

Operating Device **Operating System** Java Embedded System **Ouestion 36** instructions can only be executed while the processor is in a privileged state, or is executing a program in a special privileged area of memory. Data Transfer Bit Extension Bit Twidding **System Control Unit 4 Processor Organization Question 1** (1 point) is the portion of a machine instruction which references a peripheral device o+A90r data. Operation Operand Opcode • Option **Question 2** (1 point) The position of an operand value in memory space is known as the_____ Opcode Address Data Address Extra Address Effective Address **Ouestion 3** (1 point) mode stresses on a rule for changing or interpreting the address field of the instruction prior to the actual reference of the operand.

41

Addressing

Immediate Mode	
Relative Mode	
Question 4	(1 point)
The process by which the operands are selected during program	_ is depended
upon the addressing mode of the instruction.	
• Fetching	
• Execution	
• Decoding	
• Storing	
Question 5	(1 point)
The address part in the instruction is actually the displacement needed from the the	instruction to
• Instruction	
• Code	
• Data	
• Information	
Question 6	(1 point)
The instruction (IR) contains the without referring to memory.	
• Operand	
• Operation	
Opcode	
• Option	
Question 7	(1 point)
	, ,
The register s content is combined with the address portion of the is acquire the EA in this mode.	nstruction to
• Relative	
• Direct	
• Register	
• Index	
Question 8	(1 point)
The Intel 8086 is abit microprocessor developed by Intel.	
• 16	
• 32	

• Implied

64128	
Question 9	(1 point)
Intel 8086 consists of bit address bus.	
 18 20 32 64 	
Question 10	(1 point)
Intel 8086 utilisesbit data transfer bus. • 4	
 8 16 32 	
Question 11	(1 point)
Address bus carries the address of the instruction to be executed by the	•
 Data Transfer Bus Address Bus Register Processor 	
Question 12	(1 point)
In order to add hardware or microcode-based floating point performance, the can be connected to a mathematical coprocessor.	
 8086 8088 8089 8086 or 8088 	
Question 13	(1 point)
The CPU was the first Intel CPU to include an on-chip FPU.	
 80486 80490 80494 80496 	
Question 14	(1 point)

	is a coprocessor used for 8086 processor.	
•	8080	
•	8086	
•	8087	
•	8088	
Quest	tion 15	(1 point)
The _ the ad	is a special-purpose register which is utilised by the process of the subsequent instruction to be implemented.	sor to contain
•	Memory Address Register	
•	Program Counter	
•	Memory Data Register	
•	Instruction Register	
Quest	tion 16	(1 point)
	is a two-way register which contains data accessed from memory of	r data awaiting
storag	ge in memory.	8
•	Memory Address Register	
•	Instructional Registers	
	Memory Data Register	
•	Program Counter	
Quest	tion 17	(1 point)
	the instruction to be implemented is included in the first phase of	an instruction
cycle.		
	Fetching	
•	Decoding	
•	Executing	
•	Reading	
Quest	tion 18	(1 point)
The C	Control Unit of CPU forwards the decoded information in the form of a se	cauence of
	ol signals to the applicableunits of the CPU.	quence or
•	Processing	
•	Fetching	
•	Functional	
•	Executing	
Quest	tion 19	(1 point)

The dec	coder interprets the instruction when thehas been obtained.	
•	Data	
•	Instruction	
	Information	
•	Details	
Questi	on 20	(1 point)
	_register stores the instruction presently being executed.	
•	Data	
•	Segment	
•	Instruction	
•	General	
Questic	on 21	(1 point)
Instruct	tional cycle process carries on, till ainstruction comes across.	
•	WAIT	
•	STOP	
•	DELETE	
•	HALT	
Questi	on 22	(1 point)
Mode s	selection is acquired by the way the is hard-wired in the circuit.	
•	Components	
	Chip	
•	Processor	
•	Pointer	
Questi	on 23	(1 point)
The	mode is utilised for a single processor system, where 8086/8088 di	rectly
	es all the essential control signals.	•
•	Maximum	
•	Medium	
•	Minimum	
•	Any	
Questi	on 24	(1 point)
A singl	e microprocessor is present in the mode system.	
•	Maximum	
•	Minimum	

MediumAny			
Question 25			(1 point)
Transceivers are thedirection	onal buffers.		
 Uni Bi Tri Multi 			
Question 26			(1 point)
The maximum mode is planned for needed to produce the control sign • 8086 • 8088 • Bus Controller • 8089	-	ems, where an extra	IC i
Question 27			(1 point)
Maximum mode operation is new arithmetic coprocessor.	v and specially designe	d for the operation of the	:
 8082 8086 8088 8089 			
Question 28			(1 point)
Maximum mode requires anarithmetic coprocessor.	bus-controller,	bus-controller like the	he 8086
 Internal,8289 Internal,8288 External,8289 External,8288 			
Question 29			(1 point)
Most PCs use one microprocesso another.	r for every calculation,	, performing instruc	ction after
OneTwo			

ThreeFour	
Question 30	(1 point)
The parallelism technology involves microprocessors cooperating simultaneously to accomplish one task.	
 One Two Three Multiple 	
Question 31	(1 point)
Parallelism can increase the operating time of battery-powered computers by power consumption.	the
 Increasing Decreasing Same Different 	
Question 32	(1 point)
in many computer applications critically dependent on the speed	of arithmetic
operations.	
 Efficiency Function Data Performance 	
Question 33	(1 point)
Computer arithmetic covers methods of representing integers and real values insystems and effective algorithms for controlling such numbers by w software or hardware circuits.	vay of
 Analog Positive Negative Digital 	
Question 34	(1 point)
Floating point numbers are approximations of real numbers, and because arithme limited precision, floating point addition is	etic has

• Commutative		
• Associative		
 Non-Commutative 		
Question 35		(1 point)
The field that deals with such issues is called	analysis.	
AlphabeticalStasticalLogicalNumerical		
Question 36		(1 point)
is the most visible component of the CPU	г.	
 Register Set Memory Space Flag Pointer 		
Question 37		(1 point)
General purpose registers can be order.		
 Smaller and Bigger Lower and Higher Positive and Negative Zero 		
Question 38		(1 point)
The chips have a set of on-board powerful set	t of registers.	
 80x86 80x88 86x88 86x89 		
Question 39		(1 point)
The 8086 processor utilises the segment registers to retri	ieve blocks of mem	ory known as
BlocksGroupsSegments		

Non-Associative

• Columns	
Question 40	(1 point)
The registers SI and DI are used for offset storage in certain types of modes.	addressing
 General Program Index Segment 	
Question 41	(1 point)
The flags register is abit register called EFLAGS. • 16 • 32 • 64 • 128	
Question 42	(1 point)
The flags operate particular operations and depict the of the	e 80386.
Question 43	(1 point)
Read Cycle is Data Transfer from Memory or Input/Output to • CPU • External Device • Internal Device • Memory	
Question 44	(1 point)
The processor starts a read bus cycle by floating the address of the memory location lines. Control Data	on on the
AddressInput	

Question 45 (1 point)

Ine _	subsystem decodes the address and puts the data on the data lines.	
•	Address	
•	Memory	
•	Data	
•	Control	
Quest	(1 p	oint)
The pranymo	rocessor cancels out the, giving a signal that the data is not valid ore.	
•	Data address	
•	Data Signal	
•	Data Pin	
•	Data Strobe	
Quest	(1 pc	oint)
The pr	rocessor sets the Read/Write signal to low for a operation.	
•	Read	
•	Execute	
•	Write	
•	Decode	
Quest	(1 pc	oint)
The pr	rocessor sets the Read/Write signal to high for a operation.	
•	Read	
•	Write	
•	Decode	
•	Execute	
Quest	(1 p	oint)
	also cancels out the address strobe signal.	
•	CPU	
•	Register	
•	Decoder	
•	Processor	
Quest	(1 pc	oint)
How 1	many general purpose registers are there in 8086?	
•	8	
•	12	

• 24	
Question 51	(1 point)
There are two special purpose registers on the 8086 CPU, the the pointer .	register and
 Base,Instruction Segment, Flag Code ,Base Flag, Instruction 	
Question 52	(1 point)
8086 processor consists of eight bit general purpose registers vas:ax, bx, cx, dx, si, di, bp, and sp	which are named
 8 16 32 64 	
Question 53	(1 point)
The register is known as the accumulator.	
 BX AX AX AX 	
Question 54	(1 point)
The sp register stands for the Pointer. • String • Segment • Stack • State	
Question 55	(1 point)
is utilised for on-chip debugging.	
 Sign Flag Overflow Flag Auxiliary Flag Trap Flag 	

Unit 5 Control Unit Design

Question 1
are used to move data between the registers and ALU.
Control Unit
External Data Path
Internal Data Path
Any Data Path
Question 2
The control unit uses to maintain the timings.
Cycle
Clock
Flag
Parity
Question 3
are needed by the control unit to determine the status of the CPU.
Clock
Cycle
Flags
Parity
Question 4
The control unit must have the logic required to perform and execution functions.
Decoding
Storing
Fetching

Sequencing
Question 5
The control unit causes micro-instruction per clock cycle.
Zero
Negative
Positive
One
Question 6
Control signals to logic that adds to the contents of the PC and stores the result back in the PC.
1
2
3
4
Question 7
is the control unit controls the internal flow of data.
Control Paths
Address Paths
Data Paths
Information Paths
Question 8
MAR and MDR registers communicate with main memory through address bus andbus.
Data
Control
Information

Direct
Question 9
Registers and are used only by the CPU for temporary storage during execution of some instructions.
Si,Di
Ax,Bx
Y,Z
Cx,Dx
Question 10
The transfer mechanism where one device initiates the transfer and waits until the other device responds is called transfer.
Asynchronous
Synchronous
Direct
Indirect
Question 11
A memory operation can be completed in clock cycle.
Zero
Negative
One
Two
Question 12
The signals for the corresponding speed names are set to, for the signal corresponding to that step, and all other signals are inactive.
-1
0

1	
2	
Question 13	
The designs enable faster data transfers than the open controller approach.	
One State	
Three State	
Four State	
Five State	
Question 14	
If open controller arrangement is used, the three state output gate is replaced by an open controller gate.	
NAND	
OR	
AND	
XOR	
Question 15	
is achieved by replacing the current contents of the PC by the branch address.	
Coding	
Dividing	
Branching	
Encoding	
Question 16	
An alternative arrangement for the single bus organization is the	
Three bus	
Single bus	
Two bus	

Question 17 The time or clock for execution of a single instruction is called an ______. **Instruction Cycle** Instruction Register **Instruction Code** Information Cycle **Question 18** holds last instruction fetched. **Instruction Code** Instruction Cycle Information Cycle **Instruction Register Question 19** Each smaller cycles involves a series of steps called Flow Chart **Micro Operation** Macro Operation Mini Operations **Question 20** holds address of next instruction to be fetched. **Instruction Counter** Instruction Cycle

Instruction Register

Multiple bus

Program Counter
Question 21
The field of the instruction is transferred to the MAR.
Data
Control
Register
Address
Question 22
The flow chart of all the sequence of operations is tied up together.
Micro
Macro
Equal
Maximum
Question 23
ICC code for execute state is
10
0
1
11
Question 24
The CPU must generate the control signals in the
Improper Sequence
Proper Sequence
Processor Sequences
Improper Order
Question 25

In a hardwired implementation, the control unit is essentially a circuit.
Sequential
Combinatorial
Combinational
Ordered
Question 26
The key inputs to the control unit are IR, clock, Flags, andbus.
Address
Data
Control
Single
Question 27
issues repetitive sequence of pulses.
Cycle
Clock
Flag
Control
Question 28
program memory is a special memory in which the micro routines corresponding to the instruction set of a computer are stored.
Macro
Medium
Micro
Mini
Question 29

The control signals are loaded into various parts of the_____in the correct sequence.

Memory	
CPU	
Register	
Processor	
Question 30	
The micro program defines theset of a computer.	
Program	
Data	
Information	
Instruction	
Unit 6 Memory Organization	
Question 1	
The CPU requires its own local memory in the form of	
Registers	
Processors	
Array	
String	
Question 2	
Data are generally stored in units called	
Blocks	
Groups	
Rows	
Records	
Question 3	
In memory information decays naturally or is lost when electrical power is switched off.	

Non-Volatile		
Volatile		
External		
Internal		
Question 4		
Capacity is one of the important aspects of the		
Register		
Processor		
CPU		
Memory		
Question 5		
is the natural unit of organisation of memory.		
Word Count		
Word Length		
Word Block		
Word Size		
Question 6		
A block may contain a of data.		
Group		
Block		
Unit		
Portion		
Question 7		
Cycle time is applied to		
ROM		

Read Memory	
Write Memory	
RAM	
Question 8	
requires periodic refreshing.	
DRAM	
PROM	
ROM	
SRAM	
Question 9	
In which memory organisation, the bits of a particular word, are spread across multiple chips?	
2 D	
2 1/2 D	
3 D	
4 D	
Question 10	
The minimum time delay between two successive memory operations is called	
·	
Internal Memory Time	
External Memory Time	
Memory Cycle Time	
External Cycle Time	
Question 11	
A DRAM memory cell uses a single transistor and a to store a bit of data.	
Register	
LED	

Processor
Capacitor
Question 12
The bulk of a modern processor's memory is composed ofchips.
SRAM
RAM
ROM
DRAM
Question 13
To write information into the cell, a voltage signal is applied to the line.
Data
Address
Control
Register
Question 14
Dynamic nature of the chips are completely invisible to the user; such chips are known
as
Pseudo Dynamic
Static State
Pseudo Static
Dynamic State
Question 15
memories are used only when the very fast operation is required.
Unipolar
Bipolar
Tripolar

Question 16 If memory access requests are made for consecutive addresses, then the access will be made for modules. Same Similar **Different** New **Question 17** When an instruction FETCH is issued by the processor, a memory access circuit creates four consecutive addresses and places them in MARs. Two Four Six Eight **Question 18** One may combine interleaving and cache to reduce the speed mismatch between the memory and main memory Primary Cache Secondary **Tritary Question 19** When a cache miss occurs, the block that contains the desired word must be copied from the _____ memory into the cache. Secondary **Tritary**

Non-Polar

Main
Primary
Question 20
If a single memory is used, then the time needed to load the desired block into the cache iscycles.
28
38
42
46
Question 21
The memory is built with DRAM chips that allow the first word to be accessed in 8 clock cycles, but subsequent words of the block are accessed in clock cycles per word.
1
2
3
4
Question 22
To perform a Write operation, the information at the data input DI is given to the
Column Decoder
Column Encoder
Row Decoder
Row Encoder
Question 23
The main purpose of the refresh circuit is to maintain the integrity of the stored contents of the
Block

Cell
Row
Group
Question 24
A single static memory chip has a control input called
Static Select
Dynamic Select
Chip Select
Normal Select
Question 25
The R / W inputs are given to all chips which provide common Read / Write
Lines
Components
Control
Blocks
Question 26
The main purpose of the refresh circuit is to maintain the of the stored information.
Density
Integrity
Storage
Flexibility
Question 27
Application of aaddress causes cells on the corresponding row to be read and refreshed during both reading and writing operations.
Column

Line
Row
Block
Question 28
program memory is a special memory in which the micro routines corresponding to the instruction set of a computer are stored.
Macro
Medium
Micro
Mini
Question 29
The control signals are loaded into various parts of thein the correct sequence.
Memory
CPU
Register
Processor
Question 30
The micro program defines theset of a computer.
Program
Data
Information
Instruction

Unit 7 High Speed Memories

Question 1

The rate at which the CPU can execute instructions is limited by the	
Memory Cycle Time	
Processor Cycle Time	
Register Cycle Time	
Cycle Time	
Question 2	
The collections of tags which are currently assigned to the cache are stored in a special memory, called the cache	
Main Memory	
Primary Memory	
System Memory	
Tag Memory	
Question 3	
The solution is to exploit the principle of the locality by providing a small, fast memory between the CPU and the main memory. This memory is known asmemory. Primary Secondary Tritary	
Cache	
Question 4	
The number of lines (C) of cache isthan the number of main memory blocks (M).	
Greater	
Little Lesser	
little greater	
Less	
Question 5	

The correspondence between the main memory and CPU are specified by a
Instruction
Mapping Function
Macro Operation
Program Operations
Question 6
In technique block K of the main memory maps onto block K modulo 128 of the cache.
Indirect Mapping
Associative Mapping
Block Set Associative mapping
Direct Mapping
Typical block size is to words.
2, 18
32, 64
24, 32
4, 16
Question 8
The purpose of reading a block from main memory is that it is likely that future references will be to other words in the
Block
Cell
Group
Row
Question 9
The main memory address can be divided into three fields such as, and

	FIELD, TAG and WORD
	TAG, BLOCK and CELL
	TAG, GROUP and CELL
	TAG, BLOCK and WORD
Que	stion 10
Data	is stored in block regions which is an angular part of a track and is referred as a
	Sector
	Track
	Platter
	Head
Que	stion 11
	is the time required to move the disk arm (head) to the required track.
	Access Time
	Seek Time
	Transfer Time
	Rotational Delay
Que	stion 12
ogio	is a set of physical disk drives viewed by the operating system as a single cal drive
	RAM
	ROM
	RAID
	PROM
Que	stion 13
nead	are recorded on and later retrieved from the disk via a conducting coil named the

Attribute
Element
Instruction
Data
Question 14
is time required to rotate the disk to get wanted sector beneath the head.
Transfer Time
Access Time
Seek Time
Rotational Delay
Question 15
Data are distributed across the physical drives of an
Array
Register
String
Processor
Question 16
Redundant disk capacity is used toparity information, which guarantees data recoverability in case of a disk failure.
Fetch
Decode
Store
Execute
Question 17
In aenvironment each user will have a separate user space with a
separate page table.

Singleuser
Multiuser
Nonuser
System user
Question 18
In virtual memory concept we assumed that large program is being executed.
No
More Than One
Only One
Two
Question 19
Management routines are the parts of the of the computer.
Hardware
Operating System
Software
Software Memory
Memory Question 20 The main memory is thus shared by the active pages of the system space and
Memory Question 20
Memory Question 20 The main memory is thus shared by the active pages of the system space and
Memory Question 20 The main memory is thus shared by the active pages of the system space and several user spaces.
Memory Question 20 The main memory is thus shared by the active pages of the system space and several user spaces. Logical
Memory Question 20 The main memory is thus shared by the active pages of the system space and several user spaces. Logical Physical
Memory Question 20 The main memory is thus shared by the active pages of the system space and several user spaces. Logical Physical Virtual
Memory Question 20 The main memory is thus shared by the active pages of the system space and several user spaces. Logical Physical Virtual Processor

Client
User
Server
Question 22
Paging is more efficient than
Virtualisation
Partitioning
Framing
Processing
Question 23
Programs are divided to "logical" chunks known as "pages", assigned to available chunks of memory known as
Page Table
Page Selection
Page Layout
Page Frames
Question 24
A set of virtual addresses constitute the
Virtual Address Space
Physical Address Space
Local Address Space
Logicall Address Space
Question 25
The simplest method of translation assumes that all programs and data are composed of fixed length units called .

Memory
Pages
Segment
Layout
Question 26
Page normally ranges from 1K to bytes in length.
8K
80K
800K
8000K
Question 27
Information about the disk or the main memory is kept in ain the main memory.
Page Counter
Page Layout
Page Table
Page Address
Question 28
The starting address of the table is kept in a page table register.
Code
Segment
Base
Index
Question 29
One bit indicates whether the page has been modified when it was in the main memory.
Address

Control	
Data	
Clock	
Question 30	
Virtual memory the effective size of the main memory.	
Decreases	
Maintains	
Increases	
Changes	
Unit 8 Secondary Memory	
Question 1	(1 point)
First Digital Audio Tape (DAT) introduced inYear.	
 1987 1988 1990 1992 	
Question 2	(1 point)
DDS stand for	
 Dual Data Storage Digital Data Storage Digital Device Storage Digital Data Schema 	
Question 3	(1 point)
Computer data storage medium is a sequential-access medium and is	s commonly used for
StorageData Accessing	
O Backups	
Analysing	
Question 4	(1 point)

DAT _	remained relatively expensive, and commercial recordings were not made
availal	ble on the format.
0	Devices
0	Element
0	Components
0	Recorders
Quest	ion 5 (1 point)
DAT _	are capable of reading the audio data from a DAT cassette.
0	Object
0	Device
0	Records
0	Drive
Quest	ion 6 (1 point)
The fo	rmat saw moderate success in professional markets and as a computer
mediu	
0	Storage
0	Backup
0	Analysis
0	Primary
Quest	ion 7 (1 point)
DAT h	as the ability to record at higher, equal or lower sampling rates than a CD atbits
quanti	
0	8
0	12
0	<mark></mark>
0	20
Quest	ion 8 (1 point)
A devi	ce that stores computer data on magnetic tape is a
0	Drive
0	Device
0	Object
0	Component
Quest	ion 9 (1 point)
Magne	etic tape was first used to record computer data in
0	1921

o 1930	
o 1943	
o 1951	
Question 10	(1 point)
Devices that record and play back audio and video using magnetic tape are t	ape recorders and
tape recorders.	1
o Audio	
Video	
o Macro	
o Mini	
Question 11	(1 point)
A major difference is that video signals usebandwidth than audio	signals.
o Less	
o Same	
o Zero	
o More	
Question 12	(1 point)
Recording density was 128 characters per inch on tracks.	
o Five	
o Six	
o Seven	
o Eight	
Question 13	(1 point)
Tape remains a viable alternative to disk in some situations due to its lower of	post nar
	lost per
o Dit	
BitByte	
ByteGroup	
Word	
Question 14	(1 point)
The tape has historically offered enough advantage inover disk it a viable product, particularly for backup, where media removability is nec	
o Efficiency	
o Performances	
o Speed	

o Cost	
Question 15	(1 point)
CD • Rom stands for	
 Compact Drive Read-Only Memory Compact Disk Read-Only Memory Compact Disk Refer-Only Memory Compact Disk Read-Of Memory 	
Question 16	(1 point)
DVD stands for	
 Drive Verse Disk Drive Versatile Disk Digital Versatile Disk Drive Verse Data 	
Question 17	(1 point)
Can be written to and erased multiple times with	
 CD Read CD Rewritable DVD Rewritable CD Refer 	
Question 18	(1 point)
Spiral spacing on a DVDdistance between pits	
 0.64um, 0.4um 0.74um, 0.4um 0.84um, 0.4um 0.74um, 0.2um 	
Question 19	(1 point)
were selected by using the deflection coils in the CRT to pull the beam in front of the cell, lighting up the front of the tube in that location.	nto position
 Blocks Units Cells Groups 	
Question 20	(1 point)
Spiral spacing on a CD is, distance between pits is	

	0	1.6um, 0.834um				
	0	1.9um, 0.8um				
	0	1.9um, 0.2um				
Qu	iest	ion 21			(1 poi	nt)
Bla	ınk	recordable DVD discs can be recorded once usi	ng a D	OVD record	ler and then funct	ion
as a	a	·				
	0	DVD-RAM				
	0	DVD-PROM				
	0	CD-ROM				
	0	DVD-ROM				
Qu	iest	ion 22			(1 poi	nt)
DΛ	ID	stand for				,
ΚA				·		
	0	Redundant Array of Independent Disks				
	0	Recall Array of Independent Disks				
	0	Redundant Array of Independent Drives				
	0	Redundant Array in Disks				
Qu	iest	ion 23			(1 poi	nt)
SN	ΙA	stands for		<u>.</u>		
	0	Secured Networking Industry Association				
	0					
	0	Segment Networking Industry Association				
	0	Storage Networking Industry Authority				
Qu	iest	ion 24			(1 poi	nt)
Blo	ock-	-level striping with dedicated parity				
	0	RAID 4				
	0	RAID 5				
	0	RAID 6				
	0	RAID 7				
Qu	iest	ion 25			(1 poi	nt)
Blo	ock-	-level striping with distributed parity	.			
	0	RAID 3				
	0	RAID 4				
	0	RAID 5				
	0	RAID 6				

o 1.2um, 0.84um

Question 26	(1 point)
Block-level striping with double distributed parity	
 RAID 4 RAID 5 RAID 6 RAID 7 	
Question 27	(1 point)
is calculated across corresponding bytes and stored on a dedicated parity	drive.
 Address Parity Analysis Capacity 	
Question 28	(1 point)
Each drive operates independently, allowing I/O requests to be performed	
 Serial Equally Parallel Differently 	
Question 29	(1 point)
One bit indicates whether the page has been modified when it was in memory. One bit indicates whether the page has been modified when it was in memory. One bit indicates whether the page has been modified when it was in memory. One bit indicates whether the page has been modified when it was in memory. One bit indicates whether the page has been modified when it was in memory.	n the main
Question 30	(1 point)
Virtual memory the effective size of the main memory.	
 Decreases Maintains Increases Changes Unit 9 IO Organization	

Question 1

means of exchanging data between the environment and the computer.
External
Internal
Explicit
Implicit
Question 2
The link is used to exchange control, and data between the I/O module and the external device.
Address
Status
Link
Memory
Question 3
readable is suitable for communicating with the computer user.
Machine
Device
Human
Any
Question 4
readable is suitable for communicating with equipments.
Human
Component
Device
Machine
Question 5

The	converts the data forms from electrical signals into other forms of energy
or vice versa.	
Transmitter	
Transformer	
Translator	
Transducer	
Question 6	
logic assignment direction from the	sociated with the device controls the device operation in response to the I/O module.
Control	
Alphabetic	
Arithmetic	
Machine	
Question 7	
	ociated with the transducer to temporarily hold the data being transferred
between the I/O m	odule and external devices.
Peripherals	
Processor	
Buffer	
Register	
Question 8	
I/O memory must	have an interface to CPU and
Memory	
External De	vice
Internal Devi	ice
Register	
Question 9	

I/O module getsfrom device.
Memory
Data
Attribute
Code
Question 10
are exchanged between the CPU and the I/O module over the data bus.
Data
Communication
Processor
Registers
Question 11
I/O module can report with the status signals. Commonly used status signals are
·
STOP or WAIT
READY or WAIT
BUSY or READY
WAIT or BUSY
Question 12
I/O module must be recognised with aaddress for each peripheral it controls.
Different
Related
Unique
Unrelated
Question 13
A program monitors SIN, and when SIN is set to, the processor reads the contents of DATAIN.

0
1
2
Negative
Question 14
The buffer registers DATAIN, and DATAOUT and the status flag SIN and SOUT are part of circuitry commonly known as ainterface.
Drive
Disk
Device
Component
Question 15
The buffer registers DATAIN, and DATAOUT and the status flags SIN and SOUT are part of circuitry commonly known as a
Drive interface
Data interface
Device interface
Disk interface
Question 16
Priorities may be used to control the nesting of
Information
Interrupts
Data
Attributes
Question 17
The checks periodically to determine if an interrupt signal is pending.

Hardware
Software
CPU
Processor
Question 18
The concept of interrupts is useful in operating systems and in many control applications where processing of certain routines has to be accurately timed about theevents.
Internal
Implicit
External
Explicit
Question 19
When one acknowledges that it originated the interrupt, then that device is serviced.
Negatively
Positively
Equally
Zero
Question 20
are assigned to device interfaces on the basis of any of several factors.
Parity
Process
Peripheral
Priorities
Question 21

The CPU pushes the program counter and the Program Status Word onto the _____.

Stack
Array
String
Process
Question 22
of this instruction results in the same actions as when a hardware interrupt request is received.
Fetching
Decoding
Storing
Execution
Question 23
There are wide varieties of peripherals with a variety of operation
Methods
Structures
Types
Classes
Question 24
The need of I/O Module is impractical to incorporate the necessary logic within the to control a range of devices.
Hardware
Software
Processor
CPU
Question 25
The data transfer rate of peripherals is often much than that of the memory or CPU.

Faster
Slower
Wider
Different
Question 26
Peripherals often use different data formats and word than the computer system to which they are attached.
Count
Format
Cell
Length
Question 27
Interface to the CPU and memory via theor central switch.
System Switch
Central System
Switch Bus
System Bus
Question 28
Interface to one or more peripheral devices by tailored links.
Data
Control
Address
Switch
Question 29
The I/O module does not take any further action to CPU that is it does not interrupt CPU.

Wait
Alert
Read
Write
Question 30
A command causes the I/O module to obtain an item of data from the peripheral and place it in an internal buffer.
Write
Wait
Read
Alert
Question 31
Acommand causes the I/O module to take an item of data from the data bus and
subsequently transmit the data item to the peripheral.
Read
Write
Alert
Wait
Question 32
Data is read in one at a time.
Byte
Word
Bit
Hexa
Question 33
The operation is usually implemented by two machine instructions.

Interrupt
Data
Branch
Parity
Question 34
Theinstruction tests the state of one bit in the destination location, where the bit position to be tested is indicated by the first operand.
Out Status
Test Bit
Data Out
Data In
Question 35
The first instruction tests the and the second performs the branch.
Internal Flag
External Flag
Parity Flag
Status Flag
Unit 10 IO - Data Transfer
Question 1
A bus is asynchronous when data transfer on the bus depends upon the of the data and not on a clock signal.
Quality
Accessibility
Range
Amount
Question 2

Synchronous buses are simple and are also easy to
Modify
Execute
Implement
Understand
Question 3
In asynchronous bus data transfer on the bus is monitored by a bus
Cycle
Clock
Parity
Signal
Question 4
Control buses are used to transmit
Analog Signal
Control Signal
Digital Signal
Address Signal
Question 5
bus transmit the memory address.
Power
Data
Address
Control
Question 6
buses transmit the power-supply/ground voltage.

Data
Power
Address
Control
Question 7
Data buses are used to data.
Internal Flag
External Flag
Parity Flag
Transmit
Question 8
The I/O handling procedure will require some status information from thedevice
I/O
Input
Output
External
Question 9
The word is often used to refer to the buffer itself.
Pin
Port
I/O pin
I/O Port
Question 10
Program controlled I/O is often used for simple operations which must be performed
Combinationally

Seperatly
Sequentially
Alternatively
Question 11
The main disadvantage of program-controlled I/O is that a great deal of time may be spent testing the status inputs of the I/O devices when the devices do not need
Changes
Modification
Conectivity
Servicing
Question 12
It is relatively easy to add or delete
Options
Disks
Devices
Drives
Question 13
Ais the name given to a connection to an I/O device.
Link
Port
Connection
I/O Connection
Question 14
The key concept in I/O software designing is achieved by using uniform naming.
Device Independence
Device Dependence

Drive Independence
Drive Dependence
Question 15
Data transfer between the I/O devices and the central computer may be tackled in modes.
No
Single
Double
Several
Question 16
Few modes utilise the CPU as an intermediate path, while others transfer the data straight to and from the memory unit, with no intervention of CPU just as in
IOP
DMA
IMA
Direct Access
Question 17
The CPU implements programs that begin, direct and end aoperation.
Input
Output
Deleting
I/O
Question 18
In both programmed I/O as well as interrupt driven I/O, CPU is in charge of reading data from theas well as writing data into the
Memory,Device
Drive, Memory

Drive,Drive
Memory, Memory
Question 19
The I/O module is able to data from/in the memory.
Store
Retrieve
Store or Retrieve
Сору
Question 20
Data transfer to and from peripherals can be performed in modes.
3
4
5
6
Question 21
When a large quantity of data is to be transferred from CPU, a can be utilised.
DMA Module
DMA Page
DMA Design
DMA Method
Question 22
In both Programmed and Interrupt driven I/O, the CPU is busy in implementinginstructions.
Input
Input/Output
Output

Question 23 In majority mini- and main-frame computer systems, a great deal of input and output happens between the and the disk system. Drive Device Processor Memory **Question 24** I/O performed in such a manner is generally called _ **Indirect Memory Access Indirect Media Access** Direct Media Access **Direct Memory Access Question 25** the DMA controller maintains control of the bus till the entire data has been moved to (from) memory from (to) the peripheral device. On Off **Burst Mode** Single Cycle Mode **Ouestion 26** In _____ (cycle stealing), the DMA controller gives up the bus following every transfer of single data word. Single Cycle Mode Burst Mode Arithmetic

Read

Machine
Question 27
If the data to be transferred is in bulk then technique is the best choice as it increases the data transfer speed.
Direct Access
IOP
DMA
Memory Access
Question 28
In case varied data happen to be exchanged, the interface should be able to transform serial data to parallel form as well as vice-versa.
Information
Interrupts
Data
Attributes
Question 29
The reason behind the communication link is to solve the differences which exist between every peripheral and thecomputer.
Super
Mini
Central
Mainframe
Question 30
Peripherals linked to a computer need special communication connections for interfacing them along with the
CPU
Disk

Drive
Hardware
Question 31
In all general-purpose computers, the terminal, magnetic disk and are utilised.
Keyboard
Mouse
Drive
Printer
Question 32
The magnetic is used for backup storage in computers.
Disk
Drive
Tape
Device
Question 33
We release a command to make the peripheral active.
Status
Control
Data Input
Data Output
Question 34
We utilise a command to check several status conditions in the peripheral and the interface.
Control
Data Input
Data Output

Status
Question 35
The 8237 is a DMA Controller that provides the memory as well as I/O with memory address information and control signals at the time of the
DMA Transfer
DMA Request
DMA Response
DMA Process
Question 36
PCI bus was initially created as a local bus expansion for the bus.
ISA/ESA
ISA/EISA
ISA/EIS
EIS/ISA
Question 37
ISA stands for
Indian Standard Architecture
Industry Set Architecture
Industry Standard Architecture
Industry Secured Architecture
Question 38
The initial version of the PCI bus performed at with a 32-bit bus (133MBps).
$20\mathrm{MHz}$
24MHz
30MHz
33MHz

Question 39

The PCI bus performs either asynchronously or synchronously along with the motherboard rate.
Clock
Cycle
Noise
Period
Question 40
PCI will permit a bus master to move data at the allowable rate.
Minimum
Maximum
Zero
Normal
Question 41
The PCI bus utilises its personal internal interrupt system for handling the from the cards on the bus.
Response
Argument
Request
Statement
Question 42
PCI gives support to full devicemastering.
Peripheral
Register
Processor

Bus
Question 43
should be present at the very ends of the bus, subsequent to all the real devices on the chain.
Terminators
Transmitters
Enders
Transducers
Question 44
Reflected signals intrude with the "real" data on the bus and cause data corruption and
Noise Corruption
Signal Corruption
Signal Loss
Noise Loss
Question 45
In the initial SCSI arrangement, synchronous communication permitted speeds till
2Mb/sec
3Mb/sec
4Mb/sec
5 Mb/sec
Question 46
SCSI utilises a 3-bit addressing scheme, in which every device is designated an address varying from
0 to 5
0 to 7

0 to 9
0 to 12
Question 47
Terminators can be either terminators or terminators.
Internal, External
Implicit,Explicit
Farward, Backward
Positive, Negative
Question 48
The host computer is normally designated to be
Device 3
Device 5
Device 7
Device 9
Question 49
ANSI X3.131 • 1986 is the official name of the standard.
ANSI
SCSI
ASCII
PCI
Question 50
Serial I/O 8251 contains duplex double buffered system.
Half
More than half
Full

Overflow
Question 51
communication is mostly used while transmitting the data over a long
distance.
Serial
Parallel
Alternative
Direct
Question 52
Serial I/O 8251 one bit at one time over a line.
Zero
Single
Double
Multiple
Question 53
Serial I/O 8251 is also called chip.
Universal Synchronous Asynchronous Receiver Transducer(USART)
Universal Synchronous Asynchronous Recorder Transmitter (USART)
Uniform Synchronous Asynchronous Receiver Transmitter (USART)
Universal Synchronous Asynchronous Receiver Transmitter (USART)
Question 54
Synchronous baud rate of serial I/O 8251 is baud .
0-16k
0-32k
0-64k
0-128k

Question 55
Asynchronous baud rate of serial I/O 8251 is baud.
0-19k
0-18k
0-18.2k
0-19.2k
Question 56
Serial I/O 8251 hasDIP package.
16pin
28pin
32pin
36pin
Question 57
0
Electrical Indian Association
Electronic Industries Association
Electrical Industries Association
Electronic Indian Association
Question 58
A wire exists for every signal, along with thesignal.
Ground
Analog
Digital
Positive
Question 59

Very high data rate is possible by use of signalling.
Similar
Positive
Differential
Negative
Question 60
The differential signalling uses very small amount of which saves power.
Current
Noise
Amplitude
Voltage
Question 61
A signal resting on a single line is not possible to screen efficiently for
Noise
Current
Voltage
Amplitude
Question 62
levels with relation to ground signify the RS-232 signals.
Current
Voltage
Amplification
Serial
Question 63
The ports on the majority of the computers utilise a subset of the RS- 232C standard.

Parallel
Alternative
Serial
Combinational
Question 64
Majority of the operations and actions which occur in computers are carefully controlled and happen at particularand
Time and Cycle
Time and Interval
Interval and Version
Version and Cycle
Question 65
In synchronous data transmission, data is transmitted though a bit-stream, that transmits a group of characters in a stream.
Single
Double
Multiple
Zero
Question 66
Data transfer, the transmission speed is synchronised at both the sender and receiver by the help of signal, at the time of transfer.
Analog
Digital
Clock
Data

Question 67

The word asynchronous is normally used to portray communications in which data can to be transmitted irregularly instead of in a stream.
Single
Multiple
Zero
Steady
Question 68
Themust decide the clocking of the signal itself.
Transmitter
Transducer
Recorder
Receiver
Question 69
Asynchronous communication is at times known as transmission.
Sychronous
Start-Stop
Asynchronous Start-Stop
Normal
Question 70
The trouble with asynchronous communications is that the receiver should have a method to differentiate between and valid data.
Noise
Input
Output
Sound

Unit 11 Peripherals

Question 1	(1 point)
A bus is asynchronous when data transfer on the bus depends upon the data and not on a clock signal.	of the
 Quality Accessibility Range Amount 	
Question 2	(1 point)
Synchronous buses are simple and are also easy to	
ModifyExecuteImplementUnderstand	
Question 3	(1 point)
In asynchronous bus data transfer on the bus is monitored by a bus	
CycleClockParitySignal	
Question 4	(1 point)
Control buses are used to transmit .	(1 /
 Analog Signal Control Signal Digital Signal Address Signal 	
Question 5	(1 point)
bus transmit the memory address.	
 Power Data Address Control 	
Question 6	(1 point)
buses transmit the power-supply/ground voltage.	
• Data	

•	Address	
•	Control	
Question 7		(1 point)
Data buses ar	e used to data.	
•	Internal Flag	
•	External Flag	
•	Parity Flag	
•	Transmit	
Question 8		(1 point)
The I/O hand	ling procedure will require some status information from the	_device
•	I/O	
•	Input	
•	Output	
•	External	
Question 9		(1 point)
The word	is often used to refer to the buffer itself.	
•	Pin	
•	Port	
•	I/O pin	
•	I/O Port	
Question 10		(1 point)
Program cont	rolled I/O is often used for simple operations which must be perform	ned
•	Combinationally	
•	Seperatly	
•	Sequentially	
•	Alternatively	
Question 11	·	(1 point)
The main disa	advantage of program-controlled I/O is that a great deal of time may	he spent
	tus inputs of the I/O devices when the devices do not need	·
• Cl	nanges	
• M	odification	
	onnectivity	
• Se	ervicing	

Power

Question 12	(1 point)
It is relatively easy to add or delete	
 Options Disks Devices Drives 	
Question 13	(1 point)
Ais the name given to a connection to an I/O device.	
 Link Port Connection I/O Connection 	
Question 14	(1 point)
The key concept in I/O software designing is achieved by using unif	orm naming.
 Device Independence Device Dependence Drive Independence Drive Dependence 	
Question 15	(1 point)
Data transfer between the I/O devices and the central computer may be tackled in modes. • No • Single • Double • Several	
Question 16	(1 point)
Few modes utilise the CPU as an intermediate path, while others transfer the data and from the memory unit, with no intervention of CPU just as in	a straight to
 IOP DMA IMA Direct Access 	
Question 17	(1 point)
The CPU implements programs that begin, direct and end a operation.	

•	Ottput	
•	Deleting	
•	I/O	
Qι	uestion 18	l point)
	both programmed I/O as well as interrupt driven I/O, CPU is in charge of reading om the as well as writing data into the	; data
•	Memory,Device Drive,Memory	
•	Drive, Drive	
•	Memory, Memory	
Οι		1 point)
		r point)
Th	ne I/O module is able to data from/in the memory.	
•	Store	
•	Retrieve	
•	Store or Retrieve	
•	Сору	
Qι	uestion 20	l point)
Da	ata transfer to and from peripherals can be performed in modes.	
•	3	
•	4	
•	5	
•	6	
Qι	uestion 21 (1	l point)
W	Then a large quantity of data is to be transferred from CPU, a can be utilis	sed.
•	DMA Module	
•	DMA Page	
•	DMA Design	
•	DMA Method	
Qι	uestion 22	l point)
	both Programmed and Interrupt driven I/O, the CPU is busy in implementingstructions.	
•	Input	
•	Input/Output	
•	Output	

• Input

•	Read	
Qı	uestion 23	(1 point)
	majority mini- and main-frame computer systems, a great deal of input and out tween the and the disk system.	put happens
•	Drive Device	
•	Processor Memory	
•	•	
Qı	uestion 24	(1 point)
I/C	O performed in such a manner is generally called	
•	Indirect Memory Access Indirect Media Access Direct Media Access Direct Memory Access	
Qı	uestion 25	(1 point)
• •	the DMA controller maintains control of the bus till the entire data oved to (from) memory from (to) the peripheral device. On Off Burst Mode	has been
•	Single Cycle Mode	
Qı	uestion 26	(1 point)
In (cycle stealing), the DMA controller gives up the bus following every transfer of single data word.		
•	Single Cycle Mode Burst Mode Arithmetic Machine	
Qı	uestion 27	(1 point)
	the data to be transferred is in bulk then technique is the best choice creases the data transfer speed.	as it
•	Direct Access IOP DMA Memory Access	

Question 28	(1 point)	
In case varied data happen to be exchanged, the interface should be at transform serial data to parallel form as well as vice-versa.	ole to	
 Information Interrupts Data Attributes 		
Question 29	(1 point)	
The reason behind the communication link is to solve the differences which exist every peripheral and thecomputer.	between	
 Super Mini Central Mainframe 		
Question 30	(1 point)	
Peripherals linked to a computer need special communication connections for interfacing them along with the		
 CPU Disk Drive Hardware 		
Question 31	(1 point)	
In all general-purpose computers, the terminal, magnetic disk and are uti	lised.	
 Keyboard Mouse Drive Printer 		
Question 32	(1 point)	
The magnetic is used for backup storage in computers.		
DiskDriveTape		

• Device

Question 33	(1 point)
We release a command to make the peripheral active.	
 Status Control Data Input Data Output 	
Question 34	(1 point)
We utilise a command to check several status conditions in the periphe interface.	eral and the
 Control Data Input Data Output Status 	
Question 35	(1 point)
The 8237 is a DMA Controller that provides the memory as well as I/O with me information and control signals at the time of the	emory address
 DMA Transfer DMA Request DMA Response DMA Process 	
Question 36	(1 point)
The 8237 is, in reality, a special-purpose which has the job of high-transfer between the I/O devices and memory.	speed data
 Microprogram Microprocessor Macroprocessor Macroprogram 	
Question 37	(1 point)
Intel 8237 was utilised like a DMA controller in the earliest and	
 IBM XT ,IBM PC IBM XT ,IBM XT IBM PC ,IBM PC IBM XT ,IBM 	

Question 38	(1 point)
Intel 8237 has independent DMA channel.	
 2 3 4 5 	
Question 39	(1 point)
Intel 8237 supports the software DMA	
 HTTP Response Response Requests HTTP Request 	
Question 40	(1 point)
Every channel can address address with word count capabilities.	
 32k 64k 128k 254k 	
Question 41	(1 point)
Maximum data transfer rate isMB/Sec.	
 1.2 1.4 1.6 1.8 	
Question 42	(1 point)
PPI stands for Programmable Peripheral Interface	•
 Programmable Process Programmable Programmable 	
Question 43	(1 point)
PPI is a device that can be programmed by the programmer.	
SinglepartMultipart	

•	Dualpart Triplepart	
Q	uestion 44	(1 point)
	ne Intel 8255 is a Programmable Peripheral Interface (PPI) chip which was initiar the Intel microprocessor.	ally created
• • • •	8080 8082 8085 8088 uestion 45	(1 point)
	tel 8255 is made in DIP and PLCC pins encapsulated versions.	
•	40,41 40,42 40,43 40,44	
Q	uestion 46	(1 point)
M	ode 1 supports	
	Encapsulating Handshaking Directioning Programming uestion 47 Tode 2 is used for handshaking data transfer.	(1 point)
•	Uni-directional	
•	Bi-directional Tri-directional Any-directional	
Q	uestion 48	(1 point)
	ne individual bits of port C has the ability to set or reset by conveying the signal struction to the control register.	
•	IN EXE OUT WAIT	

Question 49	(1 point)
PCI bus was initially created as a local bus expansion to	for the bus.
 ISA/ESA ISA/EISA ISA/EIS EIS/ISA 	
Question 50	(1 point)
ISA stands for	
 Indian Standard Architecture Industry Set Architecture Industry Standard Architecture Industry Secured Architecture 	
Question 51	(1 point)
The initial version of the PCI bus performed at	with a 32-bit bus (133MBps).
 20MHz 24MHz 30MHz 33MHz 	
Question 52	(1 point)
The PCI bus performs either asynchronously or synchronously or synchronous	ronously along with the motherboard
Question 53	(1 point)
PCI will permit a bus master to move data at the	_ allowable rate.
 Minimum Maximum Zero Normal 	
Question 54	(1 point)
The PCI bus utilises its personal internal interrupt systematic the cards on the bus.	em for handling the from

• Argument	
• Request	
• Statement	
Question 55	(1 point)
PCI gives support to full devicemastering.	
• Peripheral	
• Register	
• Processor	
• Bus	
Question 56	(1 point)
should be present at the very ends of the bus,	subsequent to all the real devices
on the chain.	
• Terminators	
• Transmitters	
• Enders	
• Transducers	
Question 57	(1 point)
Reflected signals intrude with the "real" data on the bus a	nd cause data corruption and
·	
Noise Corruption	
Noise CorruptionSignal Corruption	
• Signal Corruption	
Signal CorruptionSignal Loss	(1 point)
 Signal Corruption Signal Loss Noise Loss Question 58	
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 	
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 	
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 3Mb/sec 	
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 3Mb/sec 4Mb/sec 	
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 3Mb/sec 4Mb/sec 5 Mb/sec 	tion permitted speeds till
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 3Mb/sec 4Mb/sec 	
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 3Mb/sec 4Mb/sec 5 Mb/sec 	tion permitted speeds till (1 point)
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 3Mb/sec 4Mb/sec 5 Mb/sec Question 59 SCSI utilises a 3-bit addressing scheme, in which every descriptions 	tion permitted speeds till (1 point)
 Signal Corruption Signal Loss Noise Loss Question 58 In the initial SCSI arrangement, synchronous communica 2Mb/sec 3Mb/sec 4Mb/sec 5 Mb/sec Question 59 SCSI utilises a 3-bit addressing scheme, in which every d varying from	tion permitted speeds till (1 point)

• 0 to 12	
Question 60	(1 point)
Terminators can be either terminators or terminators.	
 Internal, External Implicit, Explicit Farward, Backward Positive, Negative Question 61	(1 point)
The host computer is normally designated to be • Device 3 • Device 5 • Device 7 • Device 9	
Question 62 ANSI X3.131 ♦ 1986 is the official name of the standard.	(1 point)
 ANSI SCSI ASCII PCI Question 63	(1 point)
Serial I/O 8251 contains duplex double buffered system.	(1 point)
 Half More than half Full Overflow 	
Question 64	(1 point)
communication is mostly used while transmitting the data over distance. • Serial	a long
 Parallel Alternative Direct 	(1, , , ; ; ,)
Question 65	(1 point)

• 0 to 9

Serial I/O 8251 one bit at one time over a line.			
•	Zero Single Double Multiple		
Qu	estion 66	(1 point)	
Ser	rial I/O 8251 is also called chip.		
•	Universal Synchronous Asynchronous Receiver Transducer(USART) Universal Synchronous Asynchronous Receiver Transmitter (USART) Uniform Synchronous Asynchronous Receiver Transmitter (USART) Universal Synchronous Asynchronous Receiver Transmitter (USART)		
Qu	estion 67	(1 point)	
Syr	nchronous baud rate of serial I/O 8251 is baud .		
•	0-16k 0-32k 0-64k 0-128k		
Qu	nestion 68	(1 point)	
Asy • • • • • • • • • • • • • • • • • • •	ynchronous baud rate of serial I/O 8251 is baud. 0-19k 0-18k 0-18.2k 0-19.2k		
Qu	nestion 69	(1 point)	
Ser	rial I/O 8251 hasDIP package.		
•	16pin 28pin 32pin 36pin		
Qu	nestion 70	(1 point)	
0		- ,	
•	Electrical Indian Association Electronic Industries Association Electrical Industries Association		

Electronic Indian Association		
Question 71	(1 point)	
A wire exists for every signal, along with thesignal.		
 Ground Analog Digital Positive 		
Question 72	(1 point)	
Very high data rate is possible by use of signalling.		
 Similar Positive Differential Negative 		
Question 73	(1 point)	
The differential signalling uses very small amount of which saves pow	ver.	
 Current Noise Amplitude Voltage 		
Question 74	(1 point)	
A signal resting on a single line is not possible to screen efficiently for Noise Current Voltage Amplitude		
Question 75	(1 point)	
levels with relation to ground signify the RS-232 signals.		
 Current Voltage Amplification Serial 		
Question 76	(1 point)	
The ports on the majority of the computers utilise a subset of the RS-standard.	232C	

119

SerialCombinational	
Question 77	(1 point)
Majority of the operations and actions which occur in computers a happen at particularand	are carefully controlled and
 Time and Cycle Time and Interval Interval and Version Version and Cycle Question 78	(1 point)
In synchronous data transmission, data is transmitted though a bit-group of characters in a stream.	, <u>,</u>
 Single Double Multiple Zero 	
Question 79	(1 point)
Data transfer, the transmission speed is synchronised at both the schelp of signal, at the time of transfer. • Analog • Digital • Clock • Data	ender and receiver by the
Question 80	(1 point)
The word asynchronous is normally used to portray communication transmitted irregularly instead of in a stream.	ons in which data can to be
SingleMultipleZeroSteady	
Question 81	(1 point)
Themust decide the clocking of the signal itself.	
• Transmitter	

• Parallel

Alternative

TransducerRecorder	
• Receiver	
Question 82	(1 point)
Asynchronous communication is at times known as transmission.	
 Sychronous Start-Stop Asynchronous Start-Stop Normal 	
Question 83	(1 point)
The trouble with asynchronous communications is that the receiver should have a differentiate between and valid data.	method to
 Noise Input Output Sound 	
Unit 12	
Question 1	(1 point)
is the most commonly used input device.	
 Keyboard Mouse Printer Display Unit 	
Question 2	(1 point)
The signal from the keyboard is monitored by the keyboard controller in the comp is an circuit that processes all of the data that comes from the keyboard forwards it to the operating system for further processing.	=
 Sequential Integrated Combinational Electric 	
Question 3	(1 point)
input device is used to directly draw the figures on the screen of the	he monitor.
 Mouse 	

Keyboard	
• Light Pen	
• Printer	
Question 4	(1 point)
Digital cameras are used to bring in live onto the screen, who can also be made thereon.	nere some changes
 Texts Audios Videos Images Question 5	(1 point)
is a conversion process used by scanners.	
 Translating Monitoring Normalising Digitising 	
Question 6	(1 point)
In 1995, when the manufacturers saw that the users are reluctant to the user reduced the price of the small paper scanners by	
Question 7	(1 point)
Drum Scanners are capable of resolutions up toPPI. • 21000 • 22000	
2400028000	
Question 8	(1 point)
Users cannot understand results represented in the form ofsignal	ls.
 Electronic Digital Physical Continous 	

Question 9	(1 point)
devices convert the machine-readable output into human-readable fo	orm.
 Input Output Hardware Software 	
Question 10	(1 point)
the picture elements more improved is the resolution of the image.	
 Higher Lower Smaller Larger 	
Question 11	(1 point)
Flat-panel displays have a weight and consume electricity as c CRTs.	ompared to
 More, Less Less, More Less, Less More, More Question 12	(1 point)
A clearer and more detailed image is provided by the higher resolution, containing pixels.	ıg
 Zero Less More Infinite 	
Question 13	(1 point)
Two monitors having the same pixel configuration may show a variation in sharp view due to a difference in	oness in its
 Line Pitch Dot Pitch Parallel Pitch 	

• Any Pitch

Question 14	(1 point)
printers are available in a variety of sizes, usually the bigger and quick the more costly it is.	ter the printer,
 Inkjet Doy Matrix Laser Monochrome 	
Question 15	(1 point)
The secondary storage units of a computer, as well as the input/output (I/O) de	vices are called
 Peripheral Input Output Processor 	
Question 16	(1 point)
The peripheral devices are add-on hardware to expand computer's abilities or i its	mprove
 Efficiency Speed Capacity Performaces 	
Question 17	(1 point)
Peripherals that offer storage for the system are magnetic disks.	
 Primary Secondary Teritary Memory 	
Question 18	(1 point)
A peripheral is linked to a host computer however, it is not a part of the and just relies on it.	_computer
 Client Server Primary Host 	
Question 19	(1 point)

A computer may perform various tasks considerably, given its defaultconfiguration.	_
 Computer Server Hardware Software 	
Question 20	(1 point)
The most common are keyboards, mouse, display units and printers.	
 Peripheral Devices Instruments Components 	
Unit 13	
Question 1	(1 point)
The multiprocessor operating systems are complex in comparison to multiprogram processor operating system because multiprocessor executes tasks cond • Uni • Bi	
TriZero	
Question 2	(1 point)
In separate supervisor system each process behaves	
 Dependently Independently Similarly Differently 	
Question 3	(1 point)
The access protection is maintained, between processor, by using some synchronis mechanism like	sation
 Kernal Operating System Semaphores Thread 	

Question 4	(1 point)
The master processor is dedicated to executing the	
 Operating Device Snchronisation System Operating System Synchronisation Device 	
Question 5	(1 point)
In symmetric organisation all processors configuration are	
 Different Dependent Independent Identical 	
Question 6	(1 point)
The simplest way to achieve this is to treat the entire operating system as critical sallow only one processor to execute the operating system at time. • One • Two • Three • Four	section and
Question 7	(1 point)
Limited is the main limitation of this system, because the master probecome a bottleneck and will consequently fail to fully utilise slave processors.	cessor
 Durability Scalability Performances Processing Question 8 There are weights	(1 point)
There are mainly	
 3 4 5 6 Overtion 0	(1 maint)
Question 9	(1 point)

A shared memory multiprocessor system develops the problem of contention due memory	to
 Combining Sharing Splitting Managing 	
Question 10	(1 point)
Communication contention occurs when various processors are unable to comple access because of the interconnection limitations.	te their
 Network Physical Transport Datalink Layer 	
Question 11	(1 point)
Communication contention may also occur in a situation when the processors req to different memory	uest access
 Block Component Module Unit 	
Question 12 is another common type of contention problem in a multiprocessor system.	(1 point)
 Bluetooth Wifi Hot Spot Network 	
Question 13	(1 point)
technique is utilised to resolve performance degradation problem carbot spot contention.	used due to
 Sequencing Combining Managing Marketing 	
Question 14	(1 point)
Proper allocation ofmust be done by the compiler.	

•	Data System	
•	Data Structure	
•	Operating System	
Qı	nestion 15	(1 point)
A	coprocessor is also known as aprocessor.	
•	Alphabetical	
•	Numeric Numeric	
•	Dual Core	
•	Quad Core	
Qı	nestion 16	(1 point)
Wi	th the help of, the multiprocessor is offloaded of its work.	
•	Processor	
•	Mini Multiprocessor	
•	Coprocessor	
•	Modified Processor	
Qι	nestion 17	(1 point)
Со	processor is a relatively new concept in the area of	
•	Multiprogramming	
•	Multiprocessing	
•	Programming	
•	Processing	
Qι	nestion 18	(1 point)
Th	e assigns some of the work to the coprocessor, which otherwise wo	uld have
	en assigned to the multiprocessor.	ara ma . c
•	Hard Disc	
•	Motherboard	
•	Hardware	
•	Software	
Qı	nestion 19	(1 point)
Со	processors allow a line of computers to be customised so that customers who	do not need
the	e extra need not pay for it.	
•	Efficiency	
•	Speed	
•	Performance Performance	

• Drive Structure

• Capacity	
Question 20	(1 point)
SMP refers to	
 Symmetric Multiprocessing Symmetric Multiprogramming Systematic Multiprocessing Systematic Multiprogramming 	
Question 21	(1 point)
A Loosely-coupled multiprocessor system is often referred to as	·
 Couple Clusters Group Channels 	
Question 22	(1 point)
is one of the common examples of a loosely-coupled syste	em.
 Unix Cluster Unix Beowulf cluster Linux Beowulf cluster Any Linux cluster 	
Question 23	(1 point)
Closely or tightly-coupled multiprocessor systems contain CPUs. No One Two Multiple	
Question 24	(1 point)
A tightly-coupled multiprocessor system consists of CPUs, and these C linked jointly at the bus level.	CPUs are
 One Two Three Multiple 	
Question 25	(1 point)
bit Ethernet is one of the most common high-speed communication syste	ems.

129

•	Mega	
•	Macro	
•	Mini	
Qı	uestion 26	(1 point)
M	ultiple standalone duals or single processor commodity computers unified throucommunication system form the basis of loosely-coupled multiprocessor.	•
•	Normal Speed Low Speed High Speed High Velocity	
Q۱	uestion 27	(1 point)
	system may assimilate one or more external and assign them the dummunication with all I/O devices.	ty of direct
•	Devices Processor Registers Componepts	
Qı	uestion 28	(1 point)
	ith relation to a which requires being set up completely by the Clable to fetch and execute its personal instructions.	PU, the IOP
•	IOP Decoder IOP Controller DMA Controller DMA Decoder	
O۱	uestion 29	(1 point)
_		, - ,
	Processing Data Processing Array Processing String	al jobs.
•	Controlling Data	
Qı	uestion 30	(1 point)
	ne dataof CPU data and memory are dissimilar to the data ripheral devices.	of
•	Device,Device	

• Giga

•	Device, Format	
•	Format, Device	
•	Format, Format	
Qı	nestion 31	(1 point)
Th	e computer system might have numerous channels, and every channel is allocated	ted a
	·	
•	Format	
•	Outline	
•	Address	
•	Description	
Qι	nestion 32	(1 point)
	e initial word causes a byte to move into a magnetic tape from memory beginning dress	ng at
•	2000	
•	4000	
•	6000	
•	8000	
Qι	nestion 33	(1 point)
Th	e first flag is fixed at 1 in the first command word to indicate	
•	Data Changing	
•	Data Linking	
•	Data Formating	
•	Data Chaining	
Qι	nestion 34	(1 point)
	nugememory is needed for holding together the complicated operating	; system as
•	Main	
•	Primary	
•	Secondary	
•	Cache	
Qι	nestion 35	(1 point)
Th	e routine operation and maintenance of such systems is also	
•	Cheap	
•	Cheaper	
•	Very Expensive	

•	Expensive
Qı	estion 36 (1 point)
	coherence refers to the consistency of data stored in local caches of a shared ource.
•	Memory Cache Switch Bus
Qı	estion 37 (1 point)
A	consistency model determines in which order processes get notice of memory tesses by other processes.
•	Cache Switch Bus Memory
Qı	estion 38 (1 point)
	sides the CPUs, multiprocessing also makes possibleefficiency in the isation of every other device of the computer system.
•	Constant Zero Decreased Increased
Qı	estion 39 (1 point)
	altiprocessing makes the functioning of computer systems better by permitting parallel cessing of segments.
•	Code Base Program Bus
Qı	estion 40 (1 point)
	is the interleaved execution of more than two processes by a sole CPU
co	mputer system.
•	Multiprocessing Multiprogramming

• Singleprocessing

• Singleprogramming

Unit 1	4:	Paral	lel (Organ	ization
--------	----	-------	-------	-------	---------

Question 1	(1 point)
processors have larger instruction sets that often include so	me particular complex
instructions.	1
CISCRISCParityCouple	
Question 2	(1 point)
The RISC architecture involves an attempt to reduce execution time binstruction set of the computer.	y simplifying the
 Fetching Simplifying Decoding Executing 	
• Executing	
Question 3	(1 point)
In CISC a large variety of addressing modes , typically from	_different modes.
 5 to 10 5 to 12 5 to 20 5 to 30 	
Question 4	(1 point)
is defined as the amount of work that the processor can de	o in a given period.
EfficiencyCapacitySpeedPerformance	
Question 5	(1 point)
RISC stands for	

- Redundancy Instruction Set Computer
- Reduced Instruction Structure Computer
- Reduced Information Set Computer
- Reduced Instruction Set Computer

Question 6	(1 point)
CISC stands for	
 Complex Instruction Set Computer Complex Instruction Structure Computer Component Instruction Set Computer Complex Information Set Computer 	
Question 7	(1 point)
In RISC all operations are done within the of the CPU.	
 Processors IC Chips Registers Disks 	
Question 8	(1 point)
A parallel processing organisation looks for a grosser level of parallelism, one that work to be done in, and cooperatively, by multiple processors. • Parallel • Serial • One by One • Alternatively	enables
Question 9	(1 point)
A single processor executes a single instruction stream to operate on data stored in memory this is called as • MISD • MIMD • SIMD • SISD	a single
Question 10	(1 point)
A sequence of data is transmitted to a set of processors, each of which executes a construction sequence this is called as	different
 SISD MISD MIMD SIMD 	

Created by Ganesan D & Kartik Umredkar

(1 point)

A more re	ecent development is theo	organization	
MSt	niform Memory Access (UMA) Iemory Access (MA) tatic Memory Access (SMA) on Uniform Memory Access (NUMA)		
<u> </u>	on Uniorm Memory Access (NUMA)		
Question	1 12		(1 point)
	refers to a computer hardware a chaviour that reflects that architecture.	rchitecture and also to the ope	rating
NM	MA UMA IA <mark>MP</mark>		
Question	13		(1 point)
	is a shared memory architecture used in pa	arallel computers.	
	UMA MP		
	MA		
	IA		
Question			(1 point)
time depe	is a computer memory design used in mul ends on the memory location relative to a p		ory access
• N	UMA		
	MA		
	MP		
• IVI	IA		
Question	115		(1 point)
Superscal	lar instruction issue can favourably be discu	ussed within the framework of	f its design
	.		
• Is	sue		
• S _I	pace		
	ink 		
• Fi	ile		
Question	116		(1 point)

ons a superscalar processor is
(1 point)
efficient technique to avoid
(1 point)
nelving.
(1 point)
(1 point)
(1 point)

Register renaming, is a standard technique for rer dependencies, among register da	-
 WAN and WAR WAN and WAW WAR and WAT WAR and WAW 	
Question 22	(1 point)
In Super Scalar Processors, instruresults are generated per cycle.	actions are issued per cycle and multiple
SingleMultipleDualInput	
Question 23	(1 point)
Owing to their higher complexity, superscalar_considerable delay.	appeared on the market after a
 RISC processors CISC Program CISC processors RISC Program 	
Question 24	(1 point)
The Pentium and the are exampl which have been available since 1993.	es of the first superscalar CISC machines,
 MC 68020 MC 68040 MC 68060 MC 68080 	
Question 25	(1 point)
The and the Am 29000 superscalar performance desktop and workstation market.	processors are typically intended for high-
 Intel 560 Intel 960 Intel 970 Intel 980 	
Question 26	(1 point)

Super scalar processors have to issue multiple instructions per cycle, the first task necessar is parallel	ily
• Fetching	
Decoding	
• Executing	
• Storing	
Question 27 (1 point)
An increasingly common method of enhancement is	
 Decoding 	
• Predecoding	
Postdecoding	
• Encoding	
Question 28 (1 point))
The instruction issue policy used becomes crucial for achieving higher,	
performance.	
• IC	
• Register	
• Processor	
• Disk	
Question 29 (1 point))
Thealgorithm is more suitable for pipelining because the machine can merge to	ΙO
ordered vectors in one pass.	
• Merge-Sort	
Merge-Algorithm	
• Insertion-Sort	
Insertion-Algorithm	
Question 30 (1 point)	
- · · · · · · · · · · · · · · · · · · ·	,
The degree of refers to the number of independent operations that can be performed.	
• Sorting	
• Parallelism	
• Vectorization	
• Insertion	
Question 31 (1 point))

The p	process to replace a block of sequential code by vector instructions is	s called
•	Vectorization	
•	Insertion	
•	Parallelism	
•	Segmentation	
Ques	tion 32	(1 point)
The s	system software, which does this regeneration of parallelism, is calle	d a
•	Vectorizing Computer	
•	Vectorizing Address	
•	Vectorizing Compiler	
•	Vectorizing Content	
Ques	tion 33	(1 point)
The n	main memory is often interleaved to minimise the of vec	ctor operands.
•	Complexity Time	
•	Rotational Time	
•	Access Time	
•	Execution Time	
Ques	tion 34	(1 point)
The _	fetches and decodes scalar and vector instructions.	
•	Control Processing Unit (CPU)	
•	Instruction Processing Unit (IPU)	
•	Information Processing Unit (IPU)	
•	Computer Processing Unit (CPU)	
Ques	tion 35	(1 point)
An in	acrease in system overhead may be incurred with vector	·
•	Fragmentations	
•	Vectorization	
•	Segmentations	
•	Parallelization	