# State of Chisel

Chisel 3.0, FIRRTL, and Beyond

Chisel Community Conference China 2019 (CCC19 China)

Presented by Edward Wang Slides by Adam Izraelevitz A long time ago, in a laboratory (not) far, far away....

#### **HDL Wars: A New Hope**

- In 2010, the HW industry was in a difficult place
  - Dennard Scaling had ended
  - Moore's Law was on its way out
- Demand for computation kept growing
  - New applications
  - More performance for less power/area
  - Only option was to design more complicated, specialized hardware
- Designing hardware was so difficult
  - Billions of transistors
  - Design complexity
- Meanwhile, in a small lab in Berkeley, a solution was brewing....

### Hardware Generators: *Type-Safe Meta-Programming for RTL*


Instead of writing multiple RTL instances, write one instance generator that uses meta-programming for powerful parameterization



Design Reuse




**Type-Safety** 



**Powerful Language Features** 

### No Loss of Expressibility: "Verilog-like" Chisel



FIR (Finite Impulse Response) Filter - 3-point moving average

What about >3 points?
What about weighted averages?


```
class MovingAverage3(bitWidth: Int) extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(bitWidth.W))
    val out = Output(UInt(bitWidth.W))
  })

val z1 = RegNext(io.in)
 val z2 = RegNext(z0)

io.out := (io.in * 1.U) + (z1 * 1.U) + (z2 * 1.U)
}
```

We want a *generic* FIR filter!

### Massive Increase in Parameterizability: "Software-like" Chisel



FIR Filter - Parameterized by bitwidth and *coefficients* with no loss of expressibility or performance.

Meta-programming enables powerful parameterization.

```
// Generalized FIR filter parameterized by the convolution coefficients
class FirFilter(bitWidth: Int, coeffs: Seq[UInt]) extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(bitWidth.W))
    val out = Output(UInt(bitWidth.W))
  // Create the serial-in, parallel-out shift register
  val zs = Wire(Vec(coeffs.length, UInt(bitWidth.W)))
  zs(0) := io.in
  for (1 <- 1 until coeffs.length) {
    z_5(1) := z_5(1-1)
    Do the multiplies
  val products = VecInit.tabulate(coeffs.tength)(i ⇒ zs(i) * coeffs(i))
  // Sum up the products
  io.out := products.reduce( + )
```

powerful parameterization.

### Massive Increase in Parameterizability: "Software-like" Chisel

```
// Generalized FIR filter parameterized by the convolution coefficients
                                        class FirFilter(bitWidth: Int, coeffs: Seq[UInt]) extends Module {
          // same 3-point moving average filter as before
          val movingAverage3Filter = FirFilter(8.W, Seq(1.U, 1.U, 1.U))
          // 1-cycle delay as a FIR filter
         val delayFilter = FirFilter(8.W, Seq(0.U, 1.U))
FIR Filter // 5-point FIR filter with a triangle impulse response
bitwidth ( val triangleFilter = FirFilter(8.W, Seq(1.U, 2.U, 3.U, 2.U, 1.U)) * coeffs(i))
of expressibility or performance.
                                          // Sum up the products
                                          io.out != products.reduce(_ + _)
Meta-programming enables
```

### Hired Jonathan Bachrach (2010)

#### Chisel: Constructing Hardware in a Scala Embedded Language

Condition Business Hay Vo. Britan Remarks, Portate Lee.

As held When man, Person Resource and a Mark Syrick, South Assessed

Helds Condition of Mark Membry.

But before behavior and condition but there are receive via

#### MOTRULE

#### Comparison of Adjust Description. The Margin Tempol Straigs Sales assessment per res-

Security in

#### knowle

#### i. DEMOCCION

The second of the standard bear second configuration of the second of th

Names against 1 the Color M (Septiment) and 100 and March 100 at 100 and 100 at 100 at

continue of management of the segment of the second of the segment of the segment

the logic state for all model for a state of the design of state of place of the control of the

In the contract of the contrac

At the action power of the large left in termination of the control like in the production of the control like in the production of the production of the control like is the production of the production of the control like is the production of the control like in the control like is the control like in the control like in the control like is the control like in th




### By the End of ParLab (2013), We Learned....



# And so, in late 2013, the problem of designing hardware was forever solved.

# Just kidding.

### Improving RTL Design ≠ Solving The Hardware Design Loop



<sup>\*</sup> from "How to Draw Chip and Dale booklet". (Walt Disney, 1955)

#### What had to change?



Hardware Design Ecosystem





Stable and User-Friendly API




**External Collaborations** 

### Platform-Specific or Application-Specific RTL Changes






#### Realization: We need a software stack, but for hardware



#### For an ecosystem, we needed a hardware compiler infrastructure



### Developing, Porting, Code Reviews, Testing, and so forth

Spring 2015

**Designed FIRRTL Compiler** 

**Summer 2015** 

**Designed Chisel 3 Frontend** 

Fall 2015

Ported RocketChip

Winter 2015

**Spring 2016** 

**Ported Chisel Testers** 

Summer 2016

Added Fixed-Point Type

Fall 2016

**Added Analog Type** 

Winter 2016

Added multi-clock

**Spring 2017** 

Released Chisel 3.0.0

**Summer 2017** 

Released FIRRTI 100

Fall 2017



### What had to change?



Hardware Design Ecosystem



Stable and User-Friendly API



**External Collaborations** 

### **Emphasis on Clarity**

#### **Chisel 2.0.0**

Reg(UInt(3))

- 1. Register of type UInt, width of 3
- 2. Register whose next cycle's value is 3
- 3. Register whose initial value is 3
- 4. Register no initial value and width of 2

#### **Chisel 3.0.0**

Reg(UInt(3.W))
RegNext(3.U)
RegInit(3.U)
Reg(chiselTypeOf(3.U))

- 1. Register of type Ulnt, width of 3
- 2. Register whose next cycle's value is 3
- 3. Register whose initial value is 3
- 4. Register no initial value and width of 2

### **Emphasis on Clarity**

#### **Chisel 2.0.0**

Reg(UInt(3))

- 1. Register of type UInt, width of 3
- 2. Register whose next cycle's value is 3
- 3. Register whose initial value is 3
- 4. Register no initial value and width of 2

#### **Chisel 3.0.0**


Reg(UInt(3.W))
RegNext(3.U)
RegInit(3.U)
Reg(chiselTypeOf(3.U))

- 1. Register of type UInt, width of 3
- 2. Register whose next cycle's value is 3
- 3. Register whose initial value is 3
- 4. Register no initial value and width of 2

### What had to change?



Hardware Design Ecosystem



Stable and User-Friendly API



**External Collaborations** 

#### Documentation, Documentation, Documentation

#### Home

Jim Lewson edited this page 23 days ago - 30 revisions

#### Welcome to the Chisel 3 wiki!

If you are completely new to Chisel, check out A Short Users Guide to Chisel.

Chisel is constantly being improved. See the latest Release Notes.

For migrating from Chisel 2 to Chisel 3, check out Chisel3 vs Chisel2.

The ScalaDoc for Chisel3 is available at the API tab on the Chisel web site.

For useful design patterns, see the Cookbook.

For cool new features on the leading and bleeding edge, see Experimental Features.

If you're developing a Chisel library, see Developers.


#### Other interesting pages:

Frequently Asked Questions




II. Hardware Expressible in Chisel
III. Detatypes in Chisel
IV. Combinational Circuits
V. Builtin Operators
Vi. Functional Abstraction
Vii. Bundles and Vecs
Viii. Ports








### Open-Development via Github Issues/Pull Requests



#### Stack Overflow!



### Academic Impact: 338 citations (as of 2019)

#### Chisel: Constructing Hardware in a Scale Embedded Language

Common Decreech, Tuy You Differ Tichards, Yor spo Lee Carlorer Value of all Heads Addressed, Information of All Andrews 2005 December 19 Sekaling The Decree Sections of Heads Addressed the Section Section Section (Inc.)

#### AUGURACT

In the cape we make a first A was broken after the contrast of the cape and the whole the cape and the cape a

#### Competer and Single: Description

\$40 Just Deven David Michael Commission

#### General Trees.

Dalas Lauren Verbrauch

#### Key aranda (vil)

#### INTRODUCTION

The day what the form of the management of the beautiful for the property of the first of the fi

Committee on the local state DESCRIPTION on the Committee of the Committee

In the control of the

Complete State of the Complete State of the

when many the deviations where the description of the control of t

Control of Control of

The first product of the control of













Technical University of Denmark



UNIVERSITY OF CAMBRIDGE



Massachusetts Institute of Technology











Norwegian University of Science and Technology





### **Active Users (That We Know Of)**









Berkeley Architecture Research































## **Looking Forward**

#### Where is Chisel headed?



#### **Future Areas of Growth**

#### **Diversify and Strengthen Community**

In-Person Meetups Open Dev Meetings Commercial Collaboration

Enable Passionate Individuals

#### **Develop Needed Features and Provide Timely Support**

Standardize Verification Infra Generating Hardware Collateral Preserve Backwards Compatibility Advanced Circuit Transformations


#### Formalize Governance for Ecosystem Stability

CHIPS Alliance Partnership Constitution and Member Rights

Communicate Direction/Roadmap

Closer Commercial Partnerships

#### **Future Areas of Growth**



### **Excited? Intrigued? Skeptical?**















### Shoutout to Chiselers out there! (And many more!!)

