

# Heterodox Realization of Asynchronous Reset Register

Zhanhao Liang, UCTECHIP



#### Outline

- Three realizations of async reset regs
- The reason for choosing the third
- The goal of realization
- Environment of realization
- Process
- Result
- Limitation

## Three realizations of async reset regs

- Write them in Verilog and wrap in Chisel BlackBox common and temporary solution.
- Create async reset registers APIs in Chisel or FIRRTL
   real sense of realization, orthodox.
- Just change sync reset to async reset while FIRRTL emitting Verilog text modification, heterodox.



#### The reason for choosing the third

- Wrapping in Chisel BlackBox is a little bit verbose, and more verbose under parameters' control.
- For the second, has no ability to make it.
- The third way is easy to achieve and easy to use still using original reg APIs.



#### The goal of realization

- Generate async reset regs in Verilog using original reg APIs.
- Less modification to ensure not changing other Verilog code.
- Easy to apply to Chisel Projects



#### **Environment of realization**

- Ubuntu 16.04 or 18.04
- Resource
  - firrtl Repo from Github: <a href="https://github.com/freechipsproject/firrtl">https://github.com/freechipsproject/firrtl</a>
  - ChiselProjects made for test



## Environment of realization – modify resource

• firrtl Repo commit: 5e23294 2017.09.29

### Environment of realization – test resource

- sbt 0.13.16
- Build definition -- build.sbt, comes from chisel-tutorial Repo commit: 1f8d68e
- directory structure from chisel-tutorial

```
ChiselProjects
|--build.sbt
|--Makefile
|--project
| |--build.properties
1--src
   |--main
   | |--scala
         |--AsyncResetReg
            |--AsyncResetReg.scala
   |--test
     |--scala
        |--AsyncResetReg
          |--AsyncResetRegMain.scala
```



- modify file: firrtl/src/main/scala/firrtl/Emitter.scala
- compile and package firrtl code, get a file firrtl.jar
- make directory ChiselProjects/lib, place firrtl.jar in it
- make Chisel test code
- generate Verilog code



```
expr match {
             case m: Mux if canFlatten(m) =>
               val ifStatement = Seq(tabs, "if (", m.cond, ") begin")
               val trueCase = addUpdate(m.tval, tabs + tab)
               val elseStatement = Seq(tabs, "end else begin")
               val ifNotStatement = Seq(tabs, "if (!(", m.cond, ")) begin")
               val falseCase = addUpdate(m.fval, tabs + tab)
               val endStatement = Seg(tabs, "end")
               ((trueCase.nonEmpty, falseCase.nonEmpty): @ unchecked) match {
                 case (true, true) =>
                   ifStatement +: trueCase ++: elseStatement +: falseCase :+ endStatement
                 case (true, false) =>
                   ifStatement +: trueCase :+ endStatement
                 case (false, true) =>
                   ifNotStatement +: falseCase :+ endStatement
             case => Seq(Seq(tabs, r, " <= ", e, ";"))
           expr match {
             case m: Mux if canFlatten(m) =>
               val ifStatement = Seg(tabs, "if (", m.cond, ") begin")
               val trueCase = addUpdate(m.tval, tabs + tab)
               val elseStatement = Seg(tabs, "end else begin")
               val ifNotStatement = Seq(tabs, "if (!(", m.cond, ")) begin")
               val falseCase = addUpdate(m.fval, tabs + tab)
               val endStatement = Seg(tabs, "end")
               if (tabs == " ") {
                 val alwaysStatement = Seq(tab, "always @(posedge ", clk, " or posedge ", m.cond, ") begin")
                 val alwaysEndStatement = Seg(tab, "end")
                 ((trueCase.nonEmpty, falseCase.nonEmpty): @ unchecked) match {
                   case (true, true) =>
                     alwaysStatement +: ifStatement +: trueCase ++: elseStatement +: falseCase :+ endStatement :+
alwaysEndStatement
                   case (true, false) =>
                     alwaysStatement +: ifStatement +: trueCase :+ endStatement :+ alwaysEndStatement
                   case (false, true) =>
                     alwaysStatement +: ifNotStatement +: falseCase :+ endStatement :+ alwaysEndStatement
               } else {
```



```
/*
       at clock.getOrElseUpdate(clk, ArrayBuffer[Seq[Any]]()) ++= {
         val tv = init
         val fv = netlist(r)
         if (weq(tv, r))
           addUpdate(fv, "")
         else
           addUpdate(Mux(reset, tv, fv, mux type and widths(tv, fv)), "")
*/
                 *********for async reset*****************/
       at_clock.getOrElseUpdate(clk, ArrayBuffer[Seq[Any]]()) ++= {
         val tv = init
         val fv = netlist(r)
         if (weg(tv, r))
           addUpdate(fv, "
         else
           addUpdate(Mux(reset, tv, fv, mux_type_and_widths(tv, fv)), "
                *********for async reset****************/
```



```
def update(e: Expression, value: Expression, clk: Expression, en: Expression) {
  if (!at clock.contains(clk)) at clock(clk) = ArrayBuffer[Seq[Any]]()
   if (weg(en,one))
      at clock(clk) += Seg(e, " <= ", value, ";")
   else {
      at clock(clk) += Seq("if(",en,") begin")
      at clock(clk) += Seq(tab,e," <= ",value,";")
      at clock(clk) += Seq("end")
         ************for async reset******************/
def update(e: Expression, value: Expression, clk: Expression, en: Expression) {
   if (!at clock.contains(clk)) at clock(clk) = ArrayBuffer[Seq[Any]]()
   if (weg(en,one)) {
      at clock(clk) += Seq("")
      at_clock(clk) += Seq("/********Memory********/")
      at_clock(clk) += Seq("")
      at_clock(clk) += Seq(tab, "always @(posedge ", clk, ") begin")
      at clock(clk) += Seg(tab, tab, e, " <= ", value, ";")
      at clock(clk) += Seg(tab, "end")
      at clock(clk) += Seq("")
      at_clock(clk) += Seq("/********Memory********/")
      at_clock(clk) += Seq("")
   } else {
      at_clock(clk) += Seq("")
     at_clock(clk) += Seq("/*********Memory********/")
      at clock(clk) += Seg("")
      at_clock(clk) += Seq(tab, "always @(posedge ", clk, ") begin")
     at_clock(clk) += Seq(tab, tab, "if(",en,") begin")
      at_clock(clk) += Seq(tab, tab, tab, e," <= ",value,";")
      at_clock(clk) += Seq(tab, tab, "end")
      at_clock(clk) += Seq(tab, "end")
      at clock(clk) += Seg("")
      at_clock(clk) += Seq("/********Memory********/")
     at_clock(clk) += Seq("")
                  *****for async reset******************/
```



```
def simulate(clk: Expression, en: Expression, s: Seg[Any], cond: Option[String]) {
       if (!at clock.contains(clk)) at clock(clk) = ArrayBuffer[Seq[Any]]()
       at clock(clk) += Seg("`ifndef SYNTHESIS")
       if (cond.nonEmpty) {
         at clock(clk) += Seq(s"`ifdef ${cond.get}")
         at clock(clk) += Seq(tab, s"if (`${cond.get}) begin")
         at clock(clk) += Seq("`endif")
       at clock(clk) += Seq(tab,tab,"if (",en,") begin")
       at clock(clk) += Seq(tab,tab,tab,s)
       at clock(clk) += Seg(tab,tab,"end")
       if (cond.nonEmpty) {
         at clock(clk) += Seg(s"`ifdef ${cond.get}")
         at clock(clk) += Seq(tab, "end")
         at clock(clk) += Seq("`endif")
       at clock(clk) += Seg("`endif // SYNTHESIS")
/**************************for async reset************************/
     def simulate(clk: Expression, en: Expression, s: Seq[Any], cond: Option[String]) {
       if (!at clock.contains(clk)) at clock(clk) = ArrayBuffer[Seq[Any]]()
       at_clock(clk) += Seq(tab, "always @(posedge ", clk, ") begin")
       at_clock(clk) += Seq(tab, tab, "`ifndef SYNTHESIS")
       if (cond.nonEmpty) {
         at clock(clk) += Seg(tab, tab, s"`ifdef ${cond.get}")
         at_clock(clk) += Seq(tab, tab, tab, s"if (`${cond.get}) begin")
         at_clock(clk) += Seq(tab, tab, "`endif")
       at_clock(clk) += Seq(tab, tab, tab, tab, "if (", en ,") begin")
       at clock(clk) += Seg(tab, tab, tab, tab, tab, s)
       at clock(clk) += Seg(tab, tab, tab, tab, "end")
       if (cond.nonEmpty) {
         at_clock(clk) += Seq(tab, tab, s"`ifdef ${cond.get}")
         at_clock(clk) += Seg(tab, tab, tab, "end")
         at clock(clk) += Seg(tab, tab, "`endif")
       at_clock(clk) += Seq(tab, tab, "`endif // SYNTHESIS")
       at_clock(clk) += Seq(tab, "end")
                      ******for async reset*******
```





#### Result

#### before

 one module one "always @(posedge clock) begin".

#### after

- each reset register, register set and SYNTHESIS macro has a "always @" sentence.
- "always @(posedge clock or posedge reset) begin" for reset registers
- register set and SYNTHESIS macros keep"always @(posedge clock) begin".



#### Result

```
always @(posedge clock or posedge reset) begin
   if (reset) begin
     clk0BBunReg h 1 y <= 2'h0;
   end else begin
     if (io en) begin
       clk0BBunReg h 1 y <= io bBunIn h 1 y;
     end
   end
  end
 always @(posedge clock or posedge reset) begin
   if (reset) begin
     clk0BBunReg h 1 z <= 3'sh0;
   end else begin
     if (io en) begin
       clk0BBunReg h 1 z <= io bBunIn h 1 z;
     end
   end
 end
/********Memorv*******/
 always @(posedge clock) begin
   if(clk0Mem T 377 en & clk0Mem T 377 mask) begin
     clk0Mem[clk0Mem T 377 addr] <= clk0Mem T 377 data;</pre>
   end
 end
/********Memory*******/
 always @(posedge io clk1 or posedge io rst1) begin
   if (io rst1) begin
     clk1BoolReg <= 1'h0;
   end else begin
     if (io en) begin
```



#### Limitation

- Can not generate any sync reset regs.
- Can not use no reset regs any more otherwise there will be no "always @" sentences or wrong "always @" sentences, such as "always @(posedge clock or posedge enable) begin".



### Thanks for Listening!