UVM - How, why, and is it even necessary?

SystemVerilog

- An extension of the Verilog HDL
- Adds some much-needed features to hardware design
 - Enumerated types
 - Structs and unions (as in C)
 - "Procedural blocks" that help generate correct type of logic
- A much-needed upgrade to modernize Verilog
- A lot of verification features as well

UVM & SystemVerilog


- SystemVerilog adds
 - Functional Coverage
 - Constrained Random Verification
 - Class-based testbench design (but only for verification, not for design)
- HDL + HVL at the same time. Yay or nay?
- UVM is a class library in SystemVerilog

Purpose of UVM

- Standardize testbench designs between vendors
 - Previously: OVM, eRM, OSVVM, VMM
- Make testbenches more streamlined and simpler to extend
- It's HUGE and quite verbose

Structure of a UVM Testbench


- Each component does only one thing
 - Encourages OOP principles
- Agents are an important building block
 - Write once, reuse everywhere
- Using OOP is a really good idea!



Structure of a UVM testbench. By Pedro Araújo / colorlesscube.com

Structure of a UVM Testbench

- UVM uses phases to control execution
- Each phase may "raise an objection"



Structure of the UVM Phases

A deeper dive (1) | Transaction and sequence

```
class base transaction extends uvm sequence item;
  typedef base transaction this type t;
  `uvm object utils(base transaction);
  // Group: Variables
  rand bit [31:0] din;
  rand leros op t op;
  rand bit is_reset;
  // Group: Constraints
  constraint c din {'0 <= din; din <= '1; } //All possible values
  constraint c_op {'0 <= op; op <= '1; } //All possible values
  constraint c_reset { // Reset every once in a while
     is reset dist {
        0:=9.
        1:=1
  // Constructor: new
  function new(string name = "base_transaction");
     super.new(name);
  endfunction: new
  // Function: do copy
  extern function void do copy(uvm object rhs);
  // Function: do compare
  extern function bit do compare(uvm object rhs, uvm comparer comparer);
  // Function: convert2string
  extern function string convert2string();
```

endclass: base transaction

```
class base_sequence extends uvm_sequence #(base_transaction);
   `uvm_object_utils(base_sequence);

// Group: Variables
base_transaction tx; //Transaction object that all extending classes can access

// Constructor: new
function new(string name = "base_sequence");
   super.new(name);
endfunction: new

// Task: pre_body
extern virtual task pre_body();
```

// Task: body

// Task: post body

endclass: base sequence

extern virtual task body();

extern virtual task post body();

A deeper dive (2) | Inheritance

```
class edge transaction extends base transaction;
  typedef edge transaction this type t;
  `uvm object utils(edge transaction);
      Group: Constraints
  //We wish to generate a lot of all-zeros and all-ones transactions
  constraint c din {
     din dist {
        0:=1,
        1:=1,
        int'(-1):=1,
        32'h80000000:=1, //Min value
        32'h7ffffffff:=1 //Max value
  //c op and c reset are unchanged
  // Constructor: new
  function new(string name = "edge transaction");
     super.new(name);
  endfunction: new
```

};

endclass: edge transaction

```
`uvm object utils(random sequence);
   // Group: Variables
   rand int num repeats; //Magic number
   constraint c repeats {
     num repeats inside {[100:300]};
      Group: Functions
   // Constructor: new
  function new(string name = "random sequence");
     super.new(name);
  endfunction: new
  // Task: body
   extern virtual task body();
endclass: random sequence
task random sequence::body();
  //Perform the sequence
   repeat(num repeats) begin
     tx = base transaction::type id::create("tx");
     start item(tx);
     if (!tx.randomize())
         `uvm error(get name(), "Randomize failed")
     finish item(tx);
   end
```

endtask: body

class random sequence extends base sequence;

A deeper dive (3) | Driver

class driver extends uvm driver #(base transaction);

extern function void build phase(uvm phase phase);

extern task run phase(uvm phase phase);

extern task drive item(base transaction tx);

function new(string name = "driver", uvm component parent);

'uvm component utils(driver);

// Group: Variables

virtual dut if dif v;

// Function: build phase

// Function: run phase

// Function: drive item

super.new(name, parent);

// Constructor: new

endfunction: new

endclass: driver

```
endfunction: build phase
task driver::run phase(uvm phase phase);
  base transaction tx;
  forever begin
     seq item port.get next item(tx);
     drive item(tx);
     seq item port.item done();
endtask: run phase
Converts a transaction tx into pin-level wiggles at the correct timing
task driver::drive item(base transaction tx);
  @(negedge dif_v.clock) //Drive new values on negedge
  dif v.din = tx.din;
  dif v.op = tx.op;
  if(tx.is reset) //Proper reset
     dif v.reset = 1;
  else begin
     dif v.reset = 0;
     dif v.ena = 1;
  @(posedge dif_v.clock) //Deassert enable and reset after 2 timesteps
  dif v.ena = '0;
  dif v.reset = '0;
endtask: drive item
```

function void driver::build phase(uvm phase phase);

if (!uvm_config_db#(virtual dut_if)::get(this, "", "dif_v", dif_v))
 `uvm error(get name(), "Unable to retrieve dif v from config db")

```
// Group: Configuration Object(s)
   agent config m agent cfg;
    // Group: Components
    monitor m mon;
   my_sequencer m_seqr;
   driver m_driver;
   // Group: Variables
   //Analysis port to forwarding items to scoreboard and coverage collector
   uvm analysis port #(leros command) agent ap;
function void agent::build phase(uvm phase phase);
   //Get agent config and set is active
   if(! uvm_config_db#(agent_config)::get(this, "", "agent_cfg", m_agent_cfg))
       'uvm fatal(get name(), "Unable to get agent config")
   this.is active = m agent cfg.is active;
   //Always build the monitor and ap
   m mon = monitor::type id::create("m mon", this);
   agent ap = new("agent ap", this);
   //Build driver and sequencer if necessary
   if(this.is active) begin
       m driver = driver::type id::create("m driver", this);
       m segr = my sequencer::type id::create("m segr", this);
endfunction: build phase
function void agent::connect_phase(uvm_phase phase);
   //Always forward the monitors connection outwards
   m mon.mon ap.connect(agent ap);
   //Connect sequencer and driver if they exist
   if(this.is active) begin
       m driver.seg item port.connect(m segr.seg item export);
```

class agent extends uvm_agent;
 `uvm component utils(agent);

endfunction: connect phase

Env and Agent class env extends uvm_e

```
`uvm component utils(env);
   agent m agent;
   coverage m cov;
   scoreboard m scoreboard;
   // Constructor: new
   function new(string name = "env", uvm_component parent);
      super.new(name, parent);
   endfunction: new
   // Function: build phase
   extern function void build phase(uvm phase phase);
   // Function: connect phase
   extern function void connect phase(uvm phase phase);
endclass: env
function void env::build phase(uvm_phase phase);
   m agent = agent::type id::create(.name("m agent"), .parent(this));
   m cov = coverage::type id::create(.name("m cov"), .parent(this));
   m scoreboard = scoreboard::type id::create(.name("m scoreboard"), .parent(this));
endfunction: build phase
function void env::connect phase(uvm phase phase);
   super.connect_phase(phase);
   //Agent AP to coverage
   m agent.agent_ap.connect(m_cov.analysis_export);
   //Agent AP to scoreboard
```

m agent.agent ap.connect(m scoreboard.rslt imp);

endfunction: connect phase

A deeper dive (5) | Analysis

```
function void coverage::write(]
   //Save coverage data
   cmd.op = t.op;
   cmd.din = t.din;
   cmd.reset = t.reset;
   `uvm_info(get_name(), $sform
   //Sample for coverage
   cg_all_zeros_ones.sample();
   cg_post_rst.sample();
endfunction;
```

```
function void scoreboard::write 1(leros command t);
   leros command cmd = new;
   if(t.reset) begin
      accu next = 0:
   else begin
      case(t.op)
         ADD: accu next += t.din;
         SUB: accu next -= t.din;
         AND: accu next = accu & t.din;
         OR : accu next = accu | t.din;
         XOR: accu next = accu ^ t.din;
         LD : accu next = t.din;
         SHR: accu next = (accu >> 1);
       // NOP: Do nothing
      endcase
   end
   if(accu next != t.accu) begin //t.accu=result from ALU
      'uvm error(get name(), $sformatf("Result did not match.
      bad++:
   end
   else begin
     good++;
   end
   total++:
   accu = accu next;
endfunction
```

```
class monitor extends uvm monitor;
   `uvm component utils(monitor);
   // Group: Components
   uvm analysis port #(leros command) mon ap;
   //Virtual interface handle
   virtual dut if dif v:
   // Function: build phase
   extern function void build phase(uvm phase phase);
   // Function: run phase
   extern task run phase(uvm phase phase);
   // Constructor: new
   function new(string name = "monitor", uvm component parent);
       super.new(name, parent);
   endfunction: new
endclass: monitor
function void monitor::build phase(uvm phase phase);
   //Get virtual interface handle from DB
   if( !uvm config db#(virtual dut if)::get(this, "", "dif v", dif v) )
       'uvm error(get name(), "Unable to get handle to virtual interface")
   mon ap = new("mon ap", this);
endfunction: build phase
task monitor::run phase(uvm phase phase);
   leros command cmd = new;
   forever begin
       @(posedge dif v.ena, posedge dif v.reset) //Sample operands
       cmd.op = dif_v.op;
       cmd.din = dif v.din;
       cmd.reset = dif v.reset;
       @(posedge dif_v.clock) //Sample result
       #1 //Wait for output to appear on register
       cmd.accu = dif v.accu;
       mon ap.write(cmd); //Write to listeners
   end
endtask: run phase
```

A deeper dive (6) | The tests

```
class base test extends uvm test;
  'uvm component utils(base test);
  // Group: config objects
  agent config agent1 cfg = new;
  // Group: Components
  env m env;
  // Function: build phase
  extern function void build phase(uvm phase phase);
  // Function: run phase
  extern task run phase(uvm phase phase);
  // Function: generate reset
  extern task generate reset(uvm phase phase);
  // Constructor: new
  function new(string name = "base test", uvm component parent);
     super.new(name, parent);
  endfunction: new
endclass: base test
//Just generate a reset, and be done with it
task base test::run phase(uvm phase phase);
  generate reset(phase);
endtask: run phase
task base_test::generate_reset(uvm_phase phase);
  reset sequence seq;
  seq = reset sequence::type id::create("seq");
  seq.starting_phase = phase;
  seq.start(m env.m agent.m seqr);
```

endtask:

```
class edge test extends base test:
   'uvm component utils(edge test):
   // Group: Variables
   random sequence rand seq;
   // Group: Functions
  // Function: start of simulation phase
   extern function void start of simulation phase(uvm phase phase);
   // Function: run phase
   extern task run_phase(uvm_phase phase);
   // Constructor: new
   function new(string name = "edge test", uvm component parent);
      super.new(name, parent);
   endfunction: new
endclass: edge test
task edge test::run phase(uvm phase phase);
   phase.raise objection(this);
  generate_reset(phase);
   // random sequence rand seq;
  rand seq = random sequence::type id::create("rand seq");
  rand seq.starting phase = phase;
   if( !rand seq.randomize())
      'uvm error(get name(), "Unable to randomize rand seq")
  rand_seq.start(m_env.m_agent.m_seqr);
   phase.drop objection(this);
endtask: run phase
function void edge test::start of simulation phase(uvm phase phase);
   base transaction::type id::set type override(edge transaction::get type());
```

endfunction: start of simulation phase

A deeper dive (7) | The top

```
module top;
  import uvm pkg::*;
  import leros pkg::*;
  `include "uvm macros.svh"
  dut if dif ();
  dut mydut (.dif);
  //Clock gen
  initial begin
     dif.clock = '1;
     forever #5 dif.clock = ~dif.clock;
   end
  initial begin
     //Store virtual interface in config DB
     uvm_config_db #(virtual dut_if)::set(null, "uvm_test_top*", "dif_v", dif);
     uvm top.finish on completion = 1;
     run test();
   end
endmodule
```

So, UVM?

- I need 7 slides to explain how and why a very simple testbench works
- Just about 1000 LOC for this example
 - With comments and whitespace, probably 7-800 without
- Martin's Scala tester does almost the same
 - Fits in 74 lines, with whitespace

So, UVM?

- I think it has potential
 - I like OOP
 - UVM is **not** the correct choice for simple designs like an ALU
 - For complex designs it makes a lot of sense
- Has an advantage over Chisel in supporting functional coverage
- Chisel testers are simpler to write + more intuitive
 - Does Chisel scale well enough for large-scale projects?
- Chisel also has OOP hardware design, which is a major bonus
 - Seriously, why didn't they make this a part of SV modules as well?