
ChiselVerify



Succe	eded 🗸 Falled 🗸	Canceled	Ign	ored 🗸 F	ending		
Suite	Duration (ms.)	Succeeded	Failed	Canceled	Ignored	Pending	Total
Adder4BitTest	2604	3	0	0	0	0	3
AluTest	1499	1	0	0	0	0	1
AluTestVerilator	3695	1	0	0	0	0	1
TestCoverageInformations	69	2	0	0	0	0	2
TestResources	66	1	0	0	0	0	1

Verilator - code coverage report

Current view: top level - chisel.AluTestVerilator - Alu.vHit Total Coverage
Test: output.info Lines: 6 6 100.0%
Date: 2021-02-04

```
Line Hits
                                                       Source code
           module Alu(
     5
           input
                       clock,
           input
                       reset,
      2
                [1:0] io fn,
           input
 5
     2
           input
                 [3:0] io a,
 6
     2
           input [3:0] io b,
     4
           output [3:0] io result
 8
           );
          wire T = 2'h0 == io fn; // @[Conditional.scala 37:30]
 10
          wire [3:0] T 2 = io a + io b; // @[Alu.scala 18:30]
 11
          wire T 3 = 2'h1 == io fn; // @[Conditional.scala 37:30]
 12
           wire [3:0] T 5 = io a - io b; // @[Alu.scala 19:30]
 13
           wire T 6 = 2'h2 == io fn; // @[Conditional.scala 37:30]
 14
           wire [3:0] T 7 = io a | io b; // @[Alu.scala 20:30]
 15
          wire T 8 = 2'h3 == io fn; // @[Conditional.scala 37:30]
 16
          wire [3:0] T 9 = io a&io b; // @[Alu.scala 21:30]
 17
          wire [3:0] GEN 0 = T 8 ? T 9 : 4'h0; // @[Conditional.scala 39:67 Alu.scala 21:2
 18
           wire [3:0] GEN 1 = T 6 ? T 7: GEN 0; // @[Conditional.scala 39:67 Alu.scala 20
19
             ire[30]GEN2T3?T5GEN1//@[Conditionalscala3967Alscala19
```