* Unit 5: Application Specific Integrated Circuits

· cell design specifications, Design Flow:

· Spice simulation:

LAC and DC analysis

Transfer characteristics

Transfert responses

Notice analysis

Design Rule: L'hombo rull micron rul.

Derign Isives:

Antenna. Effect

Eleeno Migration Effect

Cross talk and Drain punch through

Timing analysis.

* Antenna Effect:

- plasma induced damage,
- Antenna effect refers to accommention of Charge on conductor connected to gate during the fabricution process.
- The wire connected to gave act or ontenna. The diodes formed by agrain and source diffusion layer can conduct significance amount of com
- This effect may come gate failures or deteriorate 1 characters

Technique to reduce effect


- 1) Reduce the build up charge by optimizing the procenting sleps.
- 2) Embedding protection diade
 - 3) Bolak signal wires and rould to upper metal layer by jumper section.

* Electronigaation:

- Electromigration a physical design ism.
- Blecomigaction is movement of atoms bond on current flow through the material.
- If current density is high, the heat dissipoded within the material will repeatedly break the atoms from structure and move them.
- Electromigration can care shorts and voids in the interconnect beleading to failur of interconnect.
- As technology nodes getting imaller, &m is becoming physical roadblock in scaling of interconnect.
- Techniques to prevent electromigration:
 - 1. Increase in metal width to reduce curve dencity.
 - 2. Lower the supply voltage.
 - 3. Shorten who length
 - 4. Reduce the Arquency.

* (ross touk:

- Unwanted transfer of signal from one place to another through coupling corpacitors is couled cross talk.



- Two wires coupled by coupling capacitore.

 :. Q1 = C1 V1 + C coupling V2

 Q2 = C2 V2 + C coupling V1
- Differentiating we get.

 i. 2 $\frac{dQ_1}{dt} = C_1 \frac{dV_1}{dt} + C_{coupling} \frac{dV_2}{dt} G$ i. 2 $\frac{dQ_1}{dt} = C_2 \frac{dV_2}{dt} + C_{coupling} \frac{dV_1}{dt} G$
 - eq. (i) and (i) show that whenever voltage of one line changes, it result in charge in both 1, and is current.
- Two effects: 1) crosstalk noise of crosstalk delay

Technique to se au.:

- increase spacing between whee will reduce constitute
 - @ Place ground lines or VDP between rigned lines.

* Drain Punch Through:

- When a drain is at high voltage, wire source, the depletion region around the drain may extend to source, causing current to flow inserpective of gate voltage. This is known as drain punch through condition, and punch through voltage

upt is given by,

g = charge, Na = dopin concentration,

- Channel length (L) (b) => VpT o(b).
- Punch through voltage highly depends on drain voltage and on source drain junction depths.
- This effect is underiroble as it increases output conductance and limit max operating voltage of device.
- How to Reduce 9
 - increase overall bulk doping level.
 - avoides vsing
 - a) delta doping
 - b) halo implant
 - c) packet implant.

* Timing Analysis:

- Timing Analysis is wed to verify wheher cut meets all its timing requirements.
- Three types: 1. time, 2. power, 3. area of design constraint
- Two types of timing analysis:
 - 1. Static timing analysis: cheks static delay requirements of circuit without ilp or olp.
 - of design by applying ilp rector and checking

correct olp rector.

- Basis of all timing analysis is clock and seq. components. i.e Flipflop, Latenes.
- Clock shows be glitch fee.
- when passing data hum one clock to other, ensur that worst cone duty cycle is used for calculation.

* Design Rule Check: