

* VLSI Design & Technology *

VLSI \Rightarrow Very Large scale Integrated circuits.

Depending upon no. of transistors implemented on single chip, digital IC's are classified as,

Technology

No of x'stors

① SSI \rightarrow small scale Integration \Rightarrow 1 to 10
eg. Basic gates IC's

② MSI \rightarrow Medium scale Inte' \Rightarrow 10 to 500
eg. multiplexers & flip flops, registers

③ LSI \rightarrow Large scale Integration \Rightarrow 500 to 20,000
eg. PLD, PAL, PROM

④ VLSI \rightarrow very Large scale Inte' \Rightarrow 20000 to 10,00,000
eg. FPGA, CPLD

FPGA \Rightarrow Field programmable Gate Arrays

CPLD \Rightarrow Complex programmable Logical Devices

⑤ ULSI \rightarrow ultra Large scale Integration \Rightarrow
eg. large memories, large microprocessors.

Unit - I

"VHDL Modeling"

⇒ VHDL stands for Very High Speed Integrated Circuits Hardware Description Language. (VHSIC - HDL)

⇒ HDL describes the hardware for the simulation, modeling, testing, design and documentation.

⇒ Portable Language :-

The source code in HDL for any design can be implemented on any device which is supported by synthesis tool.

⇒ Standard Language :-

We can verify functionality of same VHDL code using different SW tools such as Xilinx, Actel, Altera etc.

⇒ VHDL is easy to read, modify and structure.

⇒ Device and technology independent :-

With the same VHDL design, we can target many devices.

⇒ Disadvantages :- For analog elec. VHDL is not yet standardized, poor memory utilization, slower, repetitive logic etc.

* Structure of VHDL code :-

Structure of VHDL code consists of three sections,

Library Declaration

Entity

Architecture

a) Library declaration :-

i) Library is set of functions which are used in program.

ii) Library code can be written in the form of functions, procedures and components and kept in the form of packages.

e.g.

Library

package

functions

procedures

components

constants

types

iii) syntax

Library Library name;

use

library name.package name.part;

iv) Generally, there are three types of libraries in VHDL.

① Library IEEE

② Library work

③ Library STD

v) Library ieee contain the package std-logic-1164 which defines nine logic values and associated overload functions.

eg. library ieee;
use ieee.std_logic_1164.all;

package std-logic_1164 consists of,

'U' → uninitialized

'X' → forced unknown

'O' → forcing '0'

'1' → forcing '1'

'Z' → High impedance

'W' → weak unknown

'L' → weak 0

'H' → weak 1

'-' → dont care

vi) When VHDL component / code is compiled, it is saved in work library by default.

vii) Standard library has two packages, these are standard and textio.

viii) Package standard contains definitions of predefined types and functions, of language.

This package contains following types - boolean, bit, character, integer, real, time, string, file-open-kind and file-open-status, natural, positive etc.

ix) Package textio contains declaration of types and subprograms that support formatted I/O operations on text files. It contains line, text, side, width etc.

b) Entity :-

→ Entity gives specification of input and output.

→ syntax :-

```
entity name
port
port_name : signal mode signal_type;
port_name : signal mode signal_type;
```

```
);  
end name;
```

→ The signal mode can be in, out, inout, buffer.

In and out are unidirectional pins while inout is bidirectional.

Buffer → when output signal used internally in the design, buffer is used

→ The type of signal may be bit, std-logic, integer etc.

c) Architecture :-

Architecture is description of working of ckt design.

Syntax

Architecture arch-name of entity-name is

[signal & constant declaration]

optional

begin

[code]

end arch-name;

e.g. Write VHDL code for and gate.

⇒ AND Gate.

A B Y

0 0 0

0 1 0

1 0 0

1 1 1

$$Y = A \cdot B$$



library { library ieee;
use ieee.std_logic_1164.all;

Entity { entity andgate is
port (
A, B : in std_logic;
Y : out std_logic);
end andgate;

Archit^x { architecture arch_and of andgate is
begin
Y <= A and B;
end arch_and;

eg.2 Write VHDL code for Half adder.

⇒


| | a | b | s | c |
|---|---|---|---|---|
| x | 0 | 0 | 0 | 0 |
| x | 0 | 1 | 1 | 0 |
| x | 1 | 0 | 1 | 0 |
| x | 1 | 1 | 0 | 1 |

Kmap ⇒ for sum → s for carry → c

| a | b | 0 | 1 | 0 | 1 | 0 | 1 |
|---|---|---|---|---|---|---|---|
| b | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

$$s = a\bar{b} + \bar{a}b \\ = a \oplus b$$

$$c = a \cdot b$$



library ieee;
use ieee.std_logic_1164.all;

entity ha is
port(

 a, b: in std_logic;
 s, c: out std_logic);
end ha;

15

architecture hadd of ha is
begin

 s <= a xor b;
 c <= a and b;
20 end hadd;

* Identifier :-

25 - Identifier can contain alphabets, numbers and underscore '_'.

- It must be alphanumeric.

i.e. abc1 → allowed

abc-123 → allowed

a12-3 → allowed

1a } Not allowed.
1-abc }

- Identifier is used defined name for signal, constant, variable, entity, function architecture etc.
- lower case and upper case letters are identical ie. VHDL is not case sensitive language.
- No spaces are allowed
- first character must be letter and last character should not be '-' underscore.
- reserved words ie. keywords can not be used as key identifiers.

* Data objects :-

VHDL has three types of data objects

- ① constant
- ② variable
- ③ signal

① Constant :-

constant is used to assign the default values. A constant value can not be changed once it is defined in design. constants are declared in arch' before begin.

Syntax :-

CONSTANT name : type := value ;

eg.

constant a: bit := '0';

constant bc: integer:= 8;

constant delay: time := 10ns;

② Variable :-

- A variable has single current value.
- All value assignment to variable occurs immediately.
- The value of variable may change.
- variables are used for local storage in process statement and subprogram.

Syntax :-

variable name : type := initial-value ;

eg .

variable p : bit := '0' ;

variable A : integer range 0 to 100 ;

variable x : std-logic-vector(2 downto 0)
:= "000" ;

③ Signals :-

- signals are used to pass values in and out of the circuits.
- signals can be declared in entity , architecture declaration and package declaration .
- Signals are communication medium bet" entities .
- signal declared in entities can be shared in all entities and are called as global signals

Syntax :

signal name : type := initial-value ;

eg. signal vcc : bit := '1';
 signal gnd : std-logic := '0';
 signal a : std-logic-vector (3 downto 0) := "0000";

* Comparision betw variable & signal.

variable


signal

- ① value of variable ② value of signal
 updated immediately, updated after an
 after execution of amount of time
 variable assignment delay.
 statement.
- ② It is declared under ② It is declared in
 process. architecture before
 begin statement.
- ③ occupy less storage ③ occupy more
 than signal storage than variat
- ④ It has only two properties. ④ It has three properties.
 i) type i) type
 ii) value ii) value
 iii) time

* Data Types :-

- Data types specify the characteristics of the object.
- Type declaration consists of name of the type and range of type.
- Type can be declared in entity, package, architecture, subprogram section.
syntax
type type-name is type-mark;
- VHDL consists of following datatypes.

Data types



* Scalar types :-

- scalar types object can hold only one value at a time.
- Scalar can have multiple values as object defined to scalar value has only one value.
- Scalar has following types -

single bit assigning \Rightarrow '0', '1'
multiple bit \Rightarrow "0010",

| | | |
|------|---|---|
| Date | / | / |
|------|---|---|

a) Integer types

b) Real types

c) Physical types

d) Enumerated types

- Integer types are same as math. integer having value bet? -2^{31} to 2^{31} .

- Real types have no. ranging from -1.0×10^{-88} to 1.0×10^{88} .

- Physical types are used to represent physical quantities such as distance, current, time etc.

eg.

type current range from 0 to 100000000

units

na;

ua = 1000 na;

ma = 1000 ua;

a = 1000 ma;

end unit.

- Enumerated consists of identifiers and single character literals.

i.e. bit ('0', '1');

Boolean (false, true)

Std_logic ('U', 'X', 'O', 'I', 'Z', 'W',
'L', 'H', '-')

- User defined enumerated type is,

type color is (red, green, yellow);

ii) composite types :-

Composite types consist of collection of values. It has two types.

① Array

② Record.

* Array :-

- Array consists of multiple values of same type under single identifier.

- one or more dimensions.

- Values are referenced by indices.

- Indices type must be integer or enumerated.

syntax

TYPE array-name is array (range) of type;

eg.

type matrix is array (row,column) of boolean
type byte is array (7 downto 0) of bits,

- Array subtype is subset of array.

syntax

subtype name is (array-name range);

eg.

type data is array (natural <>) of bit;

subtype low is (data range 0 to 7);

subtype high is (data range 8 to 15);

* Record :-

- Record contains element of different data types.
- Record in VHDL is similar to structure in C language.

Syntax

```
type <record_name> is record
    record definition;
    end record;
```

eg. student's Record arch^t.

```
type student is record
    Roll_no: integer range 1 to 100;
    name: string;
    marks: integer range 1 to 100;
    Passed: boolean;
end record;
```

signal s1, s2, s3, ss: student;

- Elements of record can be accessed by using . (dot) operator.

eg.

s1. Roll-No <= 10;

s1. name <= "Kishor";

s1. marks <= 90;

s1. Passed <= TRUE;

* Access Type:-

- Access type is an address of specific object.
- Access type is similar pointer in C.
- Access type is used for dynamic nature object. e.g. queue and stack.
- only variables can be declared as access type.
- Access type can be used in sequential processing.
- For access type two predefined function are available.
 - a) New
 - b) deallocate

- New allocates memory of size of object in byte.
- Deallocation takes access values and return the memory block to system.

syntax

```
type name is access ;
```

eg.

```
type tmp_name is access;
```

* File Type :-

- file type allows declaration of file object
- file object is subtype of variable object type.
- A file object can be read from, written to and checked for the end of file only with special procedures & functions
- Every file ends with end-of-file mark.

eg.

`read(file, data)` \Rightarrow procedure allows
read from file.

`write(file, data)` \Rightarrow procedure allows
write to files.

`endfile(file)` \Rightarrow function return true
value if file currently
at end-of-file.

Subtype :-

Subtype is used to define
subtype of type.

eg. type Number is range 00 to 99,
subtype mid-no is Number range
14 to 17;

* concurrent statements :-

VHDL consists of following interconnected concurrent statements.

- i) concurrent signal assignment
- ii) Block statement
- iii) Generate statement
- iv) process statement
- v) component Instantiation statement.

(i) Concurrent Signal Assignment :-

- simple concurrent signal assignment is given as,

Syntax

target \leftarrow expression ;

ie. value of expression is assigned to target.

eg.

$z \leftarrow a \text{ and } b ;$

ie. logical anding of a and b assigned to signal z .

- signal assignment statements are sensitive to expression to that are to the right of \leftarrow symbol.

- conditional concurrent signal assignment is given as,

Syntax :-

target \leftarrow boolean expression when condition
else

expression 2;

- while executing when statement each condition is tested in the order in which it is written.
- The value of expression whose condition is true will be assigned to the target.
- If none of the conditions are true, value of expression with last else will be assigned to target.

Eg.

$Z \leq A$ when $a = "00"$

else

B when $a = "01"$

else

C when $a = "11"$

else

D;

- selected concurrent signal assignment can be done as,

syntax

with expression choice select
 $target \leftarrow expression_1$ when choice₁,
 $expression_2$ when choice₂,
 $expression_3$ when choice₃,
⋮
 $expression$ when others;

eg. (4:1 mux)
with control select

$y \leftarrow I_0 \text{ when } "00",$
 $I_1 \text{ when } "01",$
 $I_2 \text{ when } "10",$
 $I_3 \text{ when } "11",$
 $'0' \text{ when others};$

- other clause is optional and it must be last choice.

* Block statement :-

- Using block statement we can group the model logically.
- signal, types, constants etc. are declared in block and these are local to block & can not be used outside the block.

Syntax

label : block

[block declarative items]

optional

begin

concurrent statements;

⋮

end block [label];

→ label is name for block

→ The block can be nested.

→ Guarded block contains a guard expression which can enable and disable

driver inside the block.

- The guard expression is boolean expression.

→ When guard expression is true, driver contained in block are enabled, and when false, the drivers are disabled.
eg.

ABC : block (clk = '1').
begin

z <= guarded not x ;
end block ABC;

- Here guarded expression is clk = '1'.

syntax


Label : block (guard expression)
begin

concurrent statements ;

⋮

end block Label;

* Write VHDL code for D flip flop



when clk = 1, $Q = D$

$$QB = \bar{D}$$

```

entity DFF is
port ( D, CLK : in bit;
       Q, QB : out bit );
end DFF;

architecture arch-D of DFF is
begin
  B: block CLK = '1'
begin
  Q <= guarded D;
  QB <= guarded not(D);
end block B;
end arch-D;

```

Process Statement :-

- Process statement contains only sequential statements.
- All statements in process are executed sequentially ie. order of statement is important.
- All the processes in architecture execute concurrently.

Syntax

process (sensitivity list)

Declaration part

begin

Sequential statements

:

end process;

⇒ sensitivity List :-

- sensitivity list is list of signals to which process is sensitive.
- sensitivity list contains the signals which are cause of process statement execution.

If value of any sensitivity list signal changes, the statements inside the process statements are executed.

- sensitivity list should not contain wait statement.

→ Process should have either sensitivity list, or wait statement.

⇒ Declaration part :-

- It consists of declaration of type, variables, constants, subprogram etc.
- Process never stops, it repeats forever, unless suspended.
- To suspend the process either wait statement or sensitivity list is used

⇒ wait statement :-

- wait statement is only used in process statement to suspend the process.
- There are three types of wait statements.

- ① wait on sensitivity-list
- ② wait until boolean-expression
- ③ wait for time-expression

we can also combine all three types in one statement.

i.e. wait on sensitivity-list until boolean_expression for time expression ;

eg. a) process with wait
process

```
begin  
if a > c then  
y <= '1';  
else  
y <= '0';  
end if;  
wait on a, c;  
end process;
```

b) process with sensitivity list.

```
process (a,b)  
begin  
if a>b then  
y <= '1';  
else  
y <= '0';  
end if;  
end process;
```

- In ~~the~~ above example if event occurs on a,b then execute the statements (i.e. when event occurs on a,b , process resumes execution).

- If wait statement is last statement in process, the process resumes execution from first statement.

- examples of wait statements

① wait until clk='1' \Rightarrow wait on boolean expression

② wait on x,y,z \Rightarrow wait on sensitivity list.

③ wait for 10ms \Rightarrow wait on time expression

④ wait on a for 100ns \Rightarrow wait on sens. list of time

⑤ wait until $a > 10$ for 50 ns \Rightarrow wait on boolean & time expression.

⑥ wait on a until $b > 50 \Rightarrow$ wait on boolean expression of sens. list.

* Generate Statement :-

- Generate statement is used to select concurrent statement conditionally.
- It is used to create multiple copies or replication of process, component or blocks.
- Generate statement has two types.
 - ① For ... generate
 - ② if ... generate

① For ... generate :-

- It generates multiple copies of block, processes, or components.

Syntax :-

label : for identifier in range generate
concurrent statements ;

end generate label ;

- range must be computable integer.
- For - generate creates new local integer variable with the name identifier.

- first value of range is assigned to identifier and each concurrent statement is executed once. Identifier is assigned next value in range & each concurrent statement is executed once more.
- This process is repeated up to last value in range.
- After 'end generate' statement the loop identifier is deleted.

(2) IF ... Generate :-

- 'IF... generates creates zero or one copy conditionally.

Syntax :-

label: if expression generate
concurrent statements;

end generate label;

- If the expression is true, then concurrent statements are executed once, otherwise no execution of concurrent statements.

eg .

```
label1 : if a = '0' generate
          val <= val + 1;
      end generate label1;
```

* Component Instantiation statement :-

- component is predesigned, preanalyzed, precompiled entity-architecture pair.
- component is subsystem.
- component can be defined in packages, entity, architecture or block statements.
- components are declared before begin statement.
- components must be declared before instantiated.

Syntax :- component declaration :-

```
component component-name
port (
    port list;
)
end component;
```

eg.

```
component HAdder
port (
    a, b: in std-logic;
    s, c: out std-logic);
end
```

- component name should be same as entity name.
- component instantiation statement is used to build a net list in VHDL by referencing previously defined hardware components in current design.


- In component instantiation previously designed, compiled subsystems are called in main program.

syntax

Instance-label : component-name
port map (expression, ...);

- port map connects each port of component to signal valued expressions in current entity.

** ex. design VHDL code for fig. using components.



a) Design of and gate

entity and1 is

port

(x, y : in bit;
z : out bit);

end and1;

architecture arc-and of and1 is
begin

z <= x and y;

end arc-and;

b) Design of main ckt

```
entity main is
port (
    5      a, b, c, d : in bit;
            y : out bit);
end main;
```

```
architecture arc-ckt of main is
component and1
    10     port (x, y : in bit;
                z : out bit);
end component;
```

```
15 signal s1, s2 : bit;
begin
```

```
G1: and1 port map (a, b, s1);
G2: and1 port map (c, d, s2);
20 G3: and1 port map (s1, s2, y);
end arc-ckt;
```

** port mapping can be also done in
25 following way,

```
G1: and1 port map (x=>a, y=>b, z=>s1);
G2: and1 port map (x=>c, y=>d, z=>s2);
30 G3: and1 port map (x=>s1, y=>s2, z=>y);
```

* Styles of Modeling :-

The ways of description of functionality of design are called as styles of modeling.

It has four types.

i) Data flow modeling

ii) Behavior Modeling

iii) Structural Modelling

iv) Mixed type modeling.

i) Data flow modeling :-

- This model needs boolean expressions for design.

- flow of data is expressed thro' concurrent signal assignment statements.

eg.

~~target <= expression - boolean;~~

- Each statement executed when input signal changes its value.

eg. Design of AND gate.



entity andgate is

port (A,B : in std-logic;
c: out std-logic);

end andgate;

architecture df-and of andgate is
begin

c<= A and B;

end df-and;

ii) Behavioral Modeling :-

- Behavioural modeling uses sequential statements.
eg. if else, if, when, case etc.
- It is not gate level implementation of design like dataflow modeling.
- This modeling needs truth table as design specification.
- It is also known as high level description language.

eg.

Design of AND Gate using behavioral modeling.

```
entity beh_andgate is
  port (A,B : in std-logic;
        C : out std-logic);
end andgate;
```

architecture beh_and of andgate is
begin

```
process (A,B)
begin
```

```
  if (A='1' and B='1') then
```

```
    C<='1';
```

```
  else
```

```
    C<='0';
```

```
  end if;
```


```
end process;
```

```
end beh_and;
```

iii) Structural Modeling:

- In this modeling, precompiled, predefined or preexecuted VHDL code are used as components for design.
- This method is hierarchical.
- The components can be taken from library or current directory.
- This design needs logical diagram for design.
- Each component can be individually simulated.

e.g. Write structural code for ckt.



We have already simulated and gate, now we can take it as component.

```
entity ckt is
port (A,B,C,D : in std-logic;
      Y : out std-logic);
end ckt;
```

```
architecture str-ckt of ckt is
component andgate
port (A,B : in std-logic;
      C : out std-logic);
end component;
```

```
signal S1,S2 : std-logic;
```

begin

G₁ : andgate port map (A, B, S₁);
 G₂ : andgate port map (C, D, S₂);
 G₃ : andgate port map (S₁, S₂, Y);
 end struct;

* sequential statements :-

- Sequential statements are executed in the order in which they are written.
- Sequential statements can appear only in process or subprograms.

(15) IF statement

syntax 1

```
if condition then
  statements;
end if;
```

ie. if condition is true all statements will be executed.

syntax 2 - if - else

```
if condition then
  statement1;
else
  statement2;
end if;
```

ie. if condition is true, statement1 will be executed else statement2 will be executed.

30 & If we have multiple conditions, then we can use nested if-else.

syntax - 3 Nested if else.

```
if condition1 then  
    statement1;  
elseif condition2 then  
    statement2;  
elseif condition3 then  
    statement3;  
:  
:  
else  
    statement;  
end if;
```

eg.

```
process (A, B, C, X)
```

```
begin
```

```
if (X = "000") then
```

```
    Z <= A;
```

```
elseif (X = "001") then
```

```
    Z <= B;
```

```
else
```

```
    Z <= C;
```

```
end if;
```

```
end process;
```

② Case Statement :-

Case statement produces parallel logic

whereas if produces priority based logic.

All conditions of any expression are covered using when statement.


syntax

case expression is

when choice1 => statement1 ;
 when choice2 => statement2 ;
 when choice3 => statement3 ;
 when others => statements ;

end case ;

eg. Design 8*1 Mux using case statement



entity ~~max~~ mux-81 is

port (

I0, I1, I2, I3, I4, I5, I6, I7 : in std-10

Y : out std-logic ;

S : in std-logic_vector C2 downto 0

end mux-81 ;

architecture df-mux of mux-81 is

```

begin
process (S, I0, I1, I2, I3, I4, I5, I6, I7)
begin
    case S is
        when "000" => Y <= I0;
        when "001" => Y <= I1;
        when "010" => Y <= I2;
        when "011" => Y <= I3;
        when "100" => Y <= I4;
        when "101" => Y <= I5;
        when "110" => Y <= I6;
        when "111" => Y <= I7;
        when others => Y <= null;
    end case;
    null statement
end process;
end df-mux;

```

*=> Null statement does not perform any action.

3) Loop statement :-

Loop statements are used for repetitive execution of sequential statements.
It has two types.

- 1) while loop statement
- 2) for loop statement.

Syntax :- while loop statement

Label : while condition loop
statements;
end loop Label ;

eg. process (x)
begin
L1: while y <= 5 loop
z(i) <= xc(i)+4;
i = i+1;
end loop L1;
end process;

⇒ For while loop sequence of statements are executed till condition is true.

Syntax :- For loop statement

Label : for parameter in range loop
statements;
end loop Label ;

eg.
Fact := 1;

L1 : for number in 2 to 10 loop
fact := fact * number;
end loop L1 ;

⇒ The loop will execute for each value in range.

(4) Next statements :-

Syntax

- i) next
- ii) next loop-label when condition

Next statement is used inside the loop and it is used to skip the execution of remaining statements in current iteration of loop and execution starts from next iteration of loop.

eg.

```
ai: for x in 1 to 10 loop
```

```
    sum := sum + 10;
```

```
    if (sum = 100) then
```

```
        next;
```

```
    else
```

```
        null;
```

```
    end if;
```

```
end loop ai;
```

(5) Exit statement :-

Exit statement totally terminates execution of loop.

Syntax

- i) exit

- ii) exit loop-label when condition

eg.

```
li: for x in 1 to 5 loop
```

```
    sum := sum + 10;
```

```
    if (sum > 30) then
```

exit L1;
end loop L1;

⑤ Report statement :-

- Report statement is used to print or display the string or message and severity level to be reported to simulated for proper action.
- Severity level has following standard values.
 - i) note
 - ii) warning
 - iii) error
 - iv) failure

Assert statement

- Normally, report statement is used with assert statement.
- If the condition in assert is false during simulation, a message of certain severity is sent to user.

Syntax

Assert (condition)

Report (message)

severity (level)

eg

process (end)

begin

```

    assert not (S='0' and R='0')  

    report (" S and R are both low, Not  


    valid inputs " ;  

    severity error;  

5 end process;

```

* VLSI Design Flow :-



a) Behavioural Design :-

- specify the functionality of design in term of its behaviour.
- We can specify it using
 - boolean expressions
 - finite state machines
 - high level algorithms
- Need to synthesized into more detailed specification for hardware realization.

b) Data Path Design :-

- Generate a netlist of register transfer level components, like registers, adders, multipliers, multiplexers, decoder etc.
- A netlist is directed graph, where vertices indicates components and edges indicates interconnections.

c) Logic Design :-

- Generates netlist of gates or flip flops or standard cells.
- A standard cell is predesigned circuit module like gates, flip flops, multiplexers etc at the layout level.
- Various logic optimization techniques are used to obtain cost effective design.
- The requirement for optimization is,
 - minimum no of gates
 - minimum gate delay ie. delay
 - minimum signal transition
ie. dynamic power

d) Physical design & manufacturing :-

- Generate final layout that can be sent for fabrication.
- The layout contain large no of regular geometric shapes corresponding to diff fabrication layers.
- Finally mapping of gatelevel netlist on field programmable gate array devices is done (FPGA).

b) Data Path Design :-

- Generate a netlist of register transfer level components, like registers, adders, multipliers, multiplexers, decoder etc.
- A netlist is directed graph, where vertices indicates components and edges indicates interconnections.

c) Logic Design :-

- Generates netlist of gates or flip flops or standard cells.
- A standard cell is predesigned circuit module like gates, flip flops, multiplexers etc at the layout level.
- Various logic optimization techniques are used to obtain cost effective design.
- The requirement for optimization is,
 - a) minimum no of gates
 - b) minimum gate delay ie. delay
 - c) minimum signal transition ie. dynamic power

d) Physical design & manufacturing :-

- Generate final layout that can be sent for fabrication.
- The layout contain large no of regular geometric shapes corresponding to diff fabrication layers.
- Finally mapping of gatelevel netlist or field programmable gate array devices is done (FPGA).

* Operators in VHDL :-

VHDL has following types of operators.

- ① Assignment operator
- ② Shift operator
- ③ Logical operator
- ④ Relational operator
- ⑤ Arithmetic operators
- ⑥ concatenation operator

① Assignment operators :-

a) signal/variable assignment :- (\leftarrow)

syntax

target \leftarrow value/expression;

eg.

b \leftarrow a and c;

b) signal initialization :- (\coloneqq)

variable a: integer \coloneqq 10;

signals b: std-logic \coloneqq '0';

② Shift Operator

SLL \rightarrow Shift left, right most bits replaced with zeros

SRL \rightarrow Shift Right, left most bits replaced with zeros.

SLA \rightarrow Shift left arithmetic

SRA \rightarrow Shift right arithmetic

ROL \rightarrow Rotate left

ROR \rightarrow Rotate Right

Examples:

"1001" S112 \Rightarrow 0100, "1001" S012 \Rightarrow 0010
 "0101" S1a2 \Rightarrow 0111, "1010" S0a2 \Rightarrow 1110

"0111" S012 \Rightarrow 1101, "1011" r0r2 \Rightarrow 1110

③ Logical operators

- ① AND \rightarrow Logical operators works on variables
- ② OR \rightarrow predefined types, either Bit or Boolean
- ③ NAND \rightarrow Boolean. The result has the same type as the type of operand(s)
- ④ NOR \rightarrow Ex: $z := x \text{ AND } y;$
- ⑤ XOR \rightarrow variables
- ⑥ XNOR \rightarrow signals
- ⑦ NOT \rightarrow $c := a \text{ AND } b;$ -- signals

④ Relational operators

= eq

\neq not eq

\leq lt

\leq lt or eq

$>$ gt

\geq gt or eq

Relational operators compare two operands of the same type and produce a Boolean type.

Ex: $z \leq x < y;$

-- If x less than or equal to y, the Boolean result will be assigned to the signal z.

⑤ Arithmetic operators

** Exponentiation

rem Remainder

mod Modulus

/ Division

*

 multiplication

- Subtraction

+

 Addition

abs Absolute Value

- Unary Minus

+

 Unary plus

⑥ Miscellaneous Operators

& Concatenation Operator

Example :

"ABC" & "DEF" \Rightarrow ABCDEF

"1010" & "0101" \Rightarrow 10100101

Subprogram :-

Subprogram :- A subprogram is a block of statements.

Below, some other blocks are also known as subprograms.

A subprogram defines or describes a sequential algorithm that performs a certain operation.

There are two types of subprograms:

i) functions

ii) Procedures

• A function is used to compute a single value. A function executes in zero simulation time.

This procedure can return zero or more values. A procedure may or may not execute in zero simulation time.

• It has no return statement.

• It has no return value.

function :-

- Functions are used to describe the frequently used sequential algorithms that returns a single value.

- This value is return to calling program using return statement.

- Functions are used as resolution functions and datatype conversion functions.

- A pure function is function which returns the same value each time the function is called with same set of input.

- An impure function is function which return different value each time when it is called with same value of actual inputs.
- The parameter list describes the list of formal parameter for the function.
- The parameter mode is always in. only constant and signal object can be passed in as parameter. Default object class is constant.
- An actual may be associated with position (first actual corresponds to first position, second actual corresponds to second position and so on). or using naming association

Syntax

FUNCTION function-name [parameter list] RETURN data-type IS

[declaration]


begin

(sequential statements)

END function-name;

⇒ function is called with input value

- Function can be located in package (for code reuse, code partitioning and code sharing purpose or it can be located in main code either in entity or architecture)



eg.

create a function Body

entity FUNCTION clock-1 (signal s: std-logic)

begin return (Boolean) null is (s = '0')

end; return (s'event and s='1')

end; end; end; end; end; end; end; end;

begin

end; end; end; end; end; end; end; end;

IF p_clock-1 (clk) then

(.100 ns) else

else

return (s'event and s='1')

end; end; end; end; end; end; end; end;

Procedures:

- Procedures can return zero or more values using parameter of mode **out** and **inout**.
- The parameter list specifies a list of formal parameters for procedure. Parameters may be constants, variables or signal in their mode as **in**, **out** or **inout**.
- syntax (procedure body)

procedure procedure-name (parameter list)

- procedures are envoked by procedure call. A procedure call can be either a sequential statement or concurrent statement.
- (IF the procedure call is inside the process statement or another subprogram it is a sequential procedure call statement; otherwise it is concurrent procedure call statement.)
- syntax (procedure call)

[label:] procedure-name (list of actuals)

- A sequential procedure call statement is executed sequentially with respect to the sequential statements.

- A concurrent procedure call statement is executed whenever an event occurs on one of the parameter subset that is a signal or mode: in or inout.

The code combination of parallel construct concurrent procedure call is equivalent to a process with sequential procedure begin and wait at that wait for an event on a signal if parameter of mode: in or inout.

- A procedure body can have wait statements, while the function cannot.

Eg.

```
if type opcode is (Add, Sub, Mul, Div);  
then  
procedure arith_op (A, B: in integer;  
var out : out integer);  
begin  
case op is  
when Add =>  
    out := A+B;  
when Sub =>  
    out := A-B;  
when Mul =>  
    out := A*B;  
when Div =>  
    out := A/B;  
end case;  
end arith_op;
```

function and procedure

function can return procedure
function can return function can return
only single value or zero or more values

Function returns its procedure does not
return values. Anybody have to return value
using return in different ways of
function does not. If procedure contains
contains a wait statement or wait statement.

Function executes if procedure may or
not execute in simulation it may not execute in
time. zero simulation time

(function call) a procedure call is
an expression and sequential or
can be used in a concurrent statement
large expressions. depending upon when
it is used.

function call is used in a parallel
statement e.g. \parallel θ ϕ

function call is used in a sequential
statement e.g. θ ϕ

function call is used in a data statement
e.g. θ ϕ

function call is used in a data statement
e.g. θ ϕ

function call is used in a data statement
e.g. θ ϕ

function call is used in a data statement
e.g. θ ϕ

function call is used in a data statement
e.g. θ ϕ

function call is used in a data statement
e.g. θ ϕ

* Libraries:-

- Library contains set of utility packages.

- There are 3 types of libraries.

- Library ieee

- Library ahw

- Library std

Library ieee

- library ieee contains the package std_logic_1164.all which contain nine value logic types and its associated overloaded functions and utilities.

- package std_logic_1164 contains follo-

- wing types, boolean, 1bit, bit,

std::logic is a 32bit word, four

(8 bits) body known, halfword

'U' - uninitialized

'X' - forcing unknown

'0' - forcing zero

'1' - forcing one

'Z' - high impedance

'W' - weak unknown

'L' - weak 0

'H' - weak 1

'-' - don't care

);

- It also contain fun' like and, or, nor, xor, xnor, not etc.

Library std

library std package

standard textio

package package

contain predefined types, functions of language, subtype

contains subprogram which support formatted input output operations on textual file

appending and updating

Library workspace

present working library can be identified by keyword work in VHDL

- In VHDL standard work and std libraries are always visible ∴ these two libraries do not have to be specified in VHDL code.

- To library and use clause are used to include library packages in VHDL code.

Packages :-

→ Package provides a convenient mechanism to store and share the declarations that are common across many design units.

→ A package is represented by
a) package declaration
b) package body

a) Package declarations:

i) A package declaration contains set of declarations that may be shared by many design units.

ii) It defines the items that can be made visible to other design units.
eg. function declaration.

iii) Syntax of package declaration is,

keyword package package-name is

end-type declaration

end-subtype declaration

end-subprogram declaration

-- signal declaration

-- constant declaration

-- file declaration

end-variable declaration

end-alias declaration

-- attribute declaration

-- component declarations
-- use clauses
end package-name;

iv) Items declared in packages can be accessed by other design units using library and use clause.

v) The set of common declarations may also include function and procedure declarations.

b) Package Body:

i) A package body primarily contains the behaviour of subprograms and the values of deferred constants declared in a package declaration.

ii) Syntax: -

package body package-name is

-- subprogram bodies

-- complete constant declaration

-- subprogram declarations

-- other type and subtype declaration

-- object file and alias declarations

-- wait-use clauses

end package-name;

iii) package name must be same as the name of its corresponding package declarations.

- iv) A package body is not necessary if its associated package declaration does not have any subprogram or deferred constant declarations.
- v) An item declared inside the package body has its scope restricted to be within the package body and its units items can not be made visible in other design.
- vi) A package body is used to store reprivate declarations that should not be visible, while a package declaration of is used to store a public declaration that should be visible to other units.

at least one of them is visible to other units. If both are visible, then the package body is visible to all other units.

visible to other units. If both are visible, then the package body is visible to all other units.

* Test Bench :-

- i) Test bench is the model which is used to verify functionality of hardware design.
- ii) We can verify the functionality of design at each step using HDL synthesis based methodology.
- iii) The test bench has three main purposes:
 - a) to generate stimulus for simulation (waveforms).
 - b) to apply this stimulus to middle of the entity under test and collect the output response.
 - c) to compare output response with expected values.
- iv) A testbench is at highest level in the hierarchy of design. The testbench instantiates the design under test.
- v) There are five types of testbenches.
 - a) Stimulus only \Rightarrow contain only stimulus driver and design under test, does not contain any result verification.
 - b) Full testbench \Rightarrow contain stimuli driver, known good results as result comparison.

- c) Simulator specific testbench :-
Testbench is written in simulator specific format.
- d) Hybrid testbench :-
combines techniques from more than one testbench style.
- e) Fast testbench :-
Testbench written to get ultimate speed from simulation.




Fig. Testbench flow diagram

eg. Design of an AND gate and verify the design of AND gate.



```

library ieee;
use ieee.std_logic_1164.all;
end;
  
```

~~entity andgate is~~

port (

A, B : in std-logic ;

C : out std-logic);

end andgate;

architecture beh_and of andgate is

begin

atomically (C <= A and B);

end beh_and;

Test Bench :-

```
library ieee;
use ieee.std_logic_1164.all;
```

entity and-test is

-- no need to declare entity

end and-test;

architecture beh_and of and-test is

component and2

port (A,B : in std-logic;

C : out std-logic);

end component.

signals A,B,Y : std-logic;

begin

I1 : and2 port map (A=>A, B=>B, C=>Y);

process

constant period : time := 40 ns;

```
begin
    A <= '1';
    B <= '1';
    wait for period;
    assert (y = '1')
    report "Test Failed" severity error;

    A <= '1';
    B <= '0';
    wait for period;
    assert (y = '0')
    report "test failed" severity error;

    A <= '0';
    B <= '0';
    wait for period;
    assert (y = '0')
    report "test failed" severity error;

end process;
end beh_and;
```


=> assert statements are used to verify
that the circuit is operating correctly
for each combination of input:

Attribute :-

An attribute is a value, function, type, range, signal or constant that can be associated with certain names within VHDL description.

→ These names could be entity name, an architecture name, label or signal.

→ Attributes have two types.



(A) User defined attribute :-

User defined attributes are constants of any type (except access or file type). They are declared using attribute declaration.

An attribute declaration declares name of attribute and its type.

An attribute can be declared as follow,

```
attribute attribute_name : value_type;
```

```

    type roll-no is integer;
    record
        x, y : integer;
    end record;

    type thickness is range 0 to 500
        units micron;
    end units;

```

attribute student-roll : roll-no;
 attribute length : thickness;

→ User defined attributes are useful for annotating VHDL model with tool specific information.

(B) Predefined Attributes :-

- i) value attribute :- these return constant value
- ii) function attribute :- these calls fun and return a value
- iii) signal attribute :- these creates new signal
- iv) type attribute :- these return type name
- v) Range attribute :- these return a range.

(b) Value attribute :-

Value type attributes are used to return the bounds of a type.
IF T is any scalar or subtype then
T'left => which returns the left bound
of type or subtype.

T'Right => which returns the right bound
of type or subtype.

T'High => which returns the upper bound
of type or subtype.

T'low => which returns the lower bound
of type or subtype.

T'Ascending => which returns the true value
if type has ascending order
otherwise returns false.

T'length => Returns the length of array.
eg. type rollno is (0 to 100);

for above type, value attribute binds

rollno'left = 0; end if

rollno'right = 100; end if

rollno'high = 100; end if

rollno'low = 0; end if

rollno'ascending is true;

end if

No such attribute exists for scalar

⑩ Function attribute of standard library

These attributes represents functions that are called in to obtain value.

Normally function attributes are used to convert values from an enumeration or physical type to an integer type.

bound T'FF_r This is a discrete type, physical type or its subtype other;

T'pos(V) \Rightarrow return the position number of the value V in ordered list of value of T.

T'val(P) \Rightarrow return the value of type that corresponds to position

T'succ(V) \Rightarrow return the value of parameter whose position is one more than position of value V in T.

T'pred(V) \Rightarrow return the value of parameter whose position is one less than position of value V in T.

T'leftof(V) \Rightarrow return the value of the parameter that is to the left of value V in T.

T'Rightof(V) \Rightarrow return the value of the parameter that is to the right of value V in T.

right of value λ in Then do

IF s is signal object then

$s.event \Rightarrow$ return true value if an event

has occurred on signal s in current

data. If not

return false.

$s.active \Rightarrow$ return true if signal s is active

in current data.

$s.last_event \Rightarrow$ return time elapsed since

last time signal emitted last event on signal s .

$s.last_active \Rightarrow$ return the time elapsed

since last time signal was

active.

Return λ if signal is not active.

$s.last_value \Rightarrow$ return the value of s ,

before the last event.

Signal Attributes :-

These attribute create new signals from the signals with which they are associated.

These attribute creates implicit signals, as compared to explicit signals that are created using signal declaration.

IF s is signal object then,

$s' \text{delayed}(T) \Rightarrow$ new signal that is the same type as signal s but delayed from s by time T .

$s' \text{stable}(T) \Rightarrow$ returns boolean signal that is true when signal s has not had any event for time T .

$s' \text{quiet}(T) \Rightarrow$ creates the boolean signal s that is false when signal s has not been active for time T .

$s' \text{transaction}(T) \Rightarrow$ creates a signal of type bit that toggles its value every time signal s becomes active.

eg. $s = 0$ at $t=0$, $s = 1$ at $t=1$, $s = 0$ at $t=2$, $s = 1$ at $t=3$, ...

clock 0 1

$\text{clock}'\text{delayed}(7\text{ns})$

7ns

$\text{clock}'\text{stable}(6\text{ns})$

6ns

Type Attribute :-

IF T is any type or subtype, then

$T \text{ base} \Rightarrow \text{returns base type of } T.$

This attribute can not be used in expressions ^{as} such because it returns a base type, but it can be used as conjunction with other type.

e.g. base add and multiplication AND OR

~~type operation is (add, sub, mul, ...),
subtype operation is arith-op range~~

~~add to mul;~~

~~subtypes operation is logic-op range
AND TO OR;~~

~~type operation is (add, sub, mul, or, and, not);~~

~~subtype arith-op is operation is add to mul;~~

~~subtype logic-op is operation range
or to not;~~

Range Attribute :-

IF A is constrained array object then,

$A[\text{range}(n)] \Rightarrow \text{return the } n^{\text{th}} \text{ index range}$
of A

$A' \text{ reverse_range}^{(N)}$ \Rightarrow return the N th index range reversed.

eg.

variable `int wbus::std::vector<CH> down`

`wbus::range` \Rightarrow returns range from down to

`wbus::reverse_range` \Rightarrow returns range "0" to

Range attribute can be used in
index constraints for loop statements

eg. `for (index in wbus::reverse_range) loop`

`endloop;`

`loop` \Rightarrow `not range` \Rightarrow goldline

`loop` \Rightarrow `not range` \Rightarrow goldline

`loop` \Rightarrow `not range` \Rightarrow goldline

is studied in class

* Sequential Circuits :-

- A digital ckt is called as sequential ckt if its value of output at any time depends upon value of inputs at that time and previous value of input / output.
- At least one feedback must be present between input and output.

At least one memory element is needed to store previous value of input or output.




Fig: Sequential ckt.

- Next state logic may be combination ckt which accept the input from external signals or output & generates signal for memory or output.
- Memory element may be clocked or unclocked flip-flop.
- Output logic may be combinational ckt which accept input from memory.

and external input and generate external signal.

- Sequential machines or ckt's are classified in two types:
 - ① Asynchronous circuits
 - ② Synchronous circuits

Asynchronous circuit vs Synchronous circuit

- ① Asynchronous ckt's do not need clock.
- ① It needs clock.

- ② State of circuit can change immediately when an input change also occurs.
- ② State of circuit can change only in response to synchronizing clock pulse.

- ③ Input change can occur only when circuit is in stable state.
- ④ Input changes can occur between clock pulses.

- ④ Memory element is latch. (undlocked or else clocked flip-flop) or gate memory ckt's.
- ④ Memory element

- ⑤ Only one input can change at a time.
- ⑤ No. of input can change at a time

- ⑥ Design is difficult.
- ⑥ Design is simple

* Finite State Machines :-

Finite state machines are used for specific patterned sequence. FSM can be classified in three classes.

i) class A

ii) class B

iii) class C

class A (Mealy FSM Machine)

In mealy machine output is function of
 i) present input and
 ii) present state.





Fig. class A machine

class B (Moore Machine)


In moore machine output is only function of present state.



Moore M/c.

class C Mealy and Moore MC

class C type is combination of the mealy and moore machine.



Mealy Machine Moore Machine
state diagram state diagram



* Design lift controller for two storied building.




current floor = 50

Requested floor = 51

Assume mealy machine implementation.

When the lift door is open, busbar switch is on. When it is off, busbar switch is off.

Whenever requested floor is other than current floor, then give signal to motor, up and down signal.



| current floor | Requested floor | Motor (up) | down |
|---------------|-----------------|------------|------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

VHDL code

```

entity lift is
    port (clk : in std-logic;
        current : in std-logic; AI sat;
        requested : in std-logic;
        door-close : in std-logic;
        motor : out std-logic;
        up : out std-logic;
        down : out std-logic;
        buszer : out std-logic);
end lift;

```

architecture beh-lift of lift is

type stateval is (S0, S1);

signal present, next: stateval;

begin current stateval

requested

process (clk) current, requested, door-clos

begin

if (clk'event and clock = '1') then

case stateval is

when S0 =>

if (door-closer = '0') then

motor <= '0';

up <= '0';

down <= '0';

buzzer <= '1';

else if current = '0' and requested = '0'

motor <= '0';

up <= '0';

down <= '0';

buzzer <= '0';

else if current = '0' and requested = '1' then

motor <= '1';

up <= '1';

down <= '0';

buzzer <= '0';

end if;

when S1 =>

```

if (door-close = '0') then
    motor <= '0';
    up <= '0';
    down <= '0';
    buzzer <= '1';

elseif current = '0' and requested = '0' then
    motor <= '1';
    up <= '0';
    down <= '1';
    buzzer <= '0';

elseif (current = '1' and requested = '1') then
    motor <= '0';
    up <= '0';
    down <= '0';
    bipolar_buzzer <= '0';
end if;
end case;
end process;

```


* Write sequence detector for 10110 using mealy and moore machine.

consider nonoverlapping sequence.

1011010110101101011010110...

Mealy MC:-

No of state = No of bits - 5



VHDL program

```

library ieee;
use ieee.std_logic_1164.all;

entity mealy1 is
port( clock, reset : in std_logic;
      data-in : in std_logic;
      data-out : out std_logic);
end mealy1;

architecture beh_mealy of mealy1 is
type state is (S0,S1,S2,S3,S4);
signal present,next : state;
begin
process (reset)
begin
  if (reset = '1') then
    next <= present;
  end if;
  else if (clk='1' and clk'event)
  end process;
end;
  
```

process (clk, data_in)

begin

if (clk='1' and clk'event) then
case state is

when S0 =>

if (data_in = '0') then

next <= S0, b0;

data_out <= '0';

else => b1, data_out

next <= S1; b0;

data_out <= '0';

end if;

when S1 =>

if (data_in = '0') then

next <= S2; b0;

data_out <= '0'; b0;

else

next <= S1; b0;

data_out <= '0'; b0;

end if;

when S2 =>

if (data_in = '0') then

next <= S0; b0;

data_out <= '0'; b0;

else

next <= S3; b0;

data_out <= '0'; b0;

end if;

when S3 =>

if (data_in = '0') then

next <= S2; b0;

data_out <= '0'; b0;

```

        else
            next <= S3;
            data-load <= '0';
        end if;


    when S4=>S5: begin
        if (data-in = '0') then
            next <= S0;
            data-out <= '0';
        else
            next <= S0;
            data-out <= '1';
        end if;
    end case;
end process;
end beh-mealy;

```

Moore Machine:

No of states = no of bits + 1

$$= S+1$$




```

        else
            next <= S3;
        end if;
    when ds4 = $01 > ai_outb0_7;
        if (data_in == '0') then
            next <= S0;
            data_out <= '0';
        else
            next <= S6;
            data_out <= '1';
        end if;
    end case;
end process;
end beh_mealy;

```

Moore Machine:-

NO OF states = no of bits + 1



```

library ieee;
use ieee.std_logic_1164.all;

entity moore1 is
port
( clk, reset : in std_logic;
  data-in : in std_logic;
  data-out : out std_logic);
end moore1;

architecture beh_moore of moore1 is
type state is (s0,s1,s2,s3,s4,s5);
signal present,next-state;
begin
  process (reset)
begin
  moore1: if (reset = '1') then
    next <= present;
  end if;
  end process;
  process (clk, data_in)
begin
  if (clk'event and clk='1') then
    else( state islob) si
when s0=>
      if (data_in = '0') then
        next <= s0;
      else
        next <= s1;
      end if;
      data_out <= '0';
    end process;
  end;

```

```

when S1 =>
    if (data-in = '0') then
        next <= S1;
    else
        next <= S1;
    endif;
    data-out <= '0';
end if;

when S2 =>
    if (data-in = '0') then
        next <= S2;
    else
        next <= S3;
    end if;
    data-out <= '0';
end if;

when S3 =>
    if (data-in = '0') then
        next <= S2;
    else
        next <= S4;
    end if;
    data-out <= '0';
end if;

when S4 =>
    if (data-in = '0') then
        next <= S5;
    else
        next <= S1;
    end if;
    data-out <= '0';
end if;

when S5 =>
    if (data-in = '0') then

```

```

    next <= S0;
else
    next <= S1;
endif;
data-out(2) <= data-in;
data-out(1) <= fbb;
data-out(0) <= fba;
end case;
end process;
end beh-moore;


```

* Draw FSM and write VHDL code for 100 moore detector

\Rightarrow No of states = no of bits + 1

$$= 04$$

Moore detector



```

entity moore(ais:in std-logic;
port (clk, reset :in std-logic;
      data-in : in std-logic;
      data-out: out std-logic);
end moore;

```

architecture beh_moore of moore is

type stateval is (S0, S1, S2, S3);

signal present, next : stateval;

begin

process (reset)

begin

if (reset = '1') then

next <= present;

end process;

process (clk, present)

begin

if (clk'event and clk = '1') then
else present is

when S0 =>

if (data-in = '0') then

next <= S0;

else

next <= S1;

end if;

data-out <= '0';

when S1 =>

if (data-in = '0') then

next <= S2;

else present is

next <= S1;

end if;

data-out <= '0';

when $s_2 \Rightarrow$

if (data-in = '0') then

next $\leftarrow s_0$;

else

next $\leftarrow s_3$;

end if;

data-out $\leftarrow '0'$;

when $s_3 \Rightarrow$

if (data-in = '0') then

next $\leftarrow s_0$;

else

next $\leftarrow s_1$;

end if;

data-out $\leftarrow '1'$;

end case;

end if;

end process;

end beh-moore;