

Features

# +3V Voltage Monitoring, Low-Cost μP **Supervisory Circuits**

# **General Description**

The MAX706P/R/S/T, MAX706AP/AR/AS/AT, and MAX708R/S/T microprocessor (µP) supervisory circuits reduce the complexity and number of components required to monitor +3V power-supply levels in +3V to +5V µP systems. These devices significantly improve system reliability and accuracy compared to separate ICs or discrete components.

The MAX706P/R/S/T and MAX706AP/AR/AS/AT supervisory circuits provide the following four functions:

- A reset output during power-up, power-down, and brownout conditions.
- 2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6s.
- 3) A 1.25V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply other than the main supply.
- 4) An active-low, manual-reset input.

The only difference between the MAX706R/AR, MAX706S/AS, and MAX706T/AT is the reset-threshold voltage levels, which are 2.63V, 2.93V, and 3.08V, respectively. All have active-low reset output signals. The MAX706P/AP are identical to the MAX706R/AR. except the reset output signal is active-high. The watchdog timer function for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a high-impedance state of a low-leakage tri-state output.

The MAX708R/S/T provide the same functions as the MAX706R/S/T and MAX706AR/AS/AT except they do not have a watchdog timer. Instead, they provide both RESET and RESET outputs. As with the MAX706, devices with R, S, and T suffixes have reset thresholds of 2.63V, 2.93V, and 3.08V, respectively.

These devices are available in 8-pin SO, DIP, and µMAX® packages and are fully specified over the operating temperature range.

# Applications

Battery-Powered Equipment

Portable Instruments

Computers

Controllers

Intelligent Instruments

Critical µP Power Monitoring

μMAX Package, Small 8-Pin SO

- Precision Supply-Voltage Monitors 2.63V (MAX706P/R, MAX706AP/AR, and MAX708R) 2.93V (MAX706S, MAX706AS, and MAX708S) 3.08V (MAX706T, MAX706AT, and MAX708T)
- ♦ 200ms Reset Time Delay
- ♦ Debounced TTL/CMOS-Compatible Manual Reset Input
- ♦ 100µA Quiescent Current
- ♦ WDI Disable Feature (MAX706AP/AR/AS/AT)
- ♦ Watchdog Timer: 1.6s Timeout
- ♦ Reset Output Signal:

Active-High Only (MAX706P, MAX706AP) Active-Low Only (MAX706R/S/T, MAX706AR/AS/AT) Active-High and Active-Low (MAX708R/S/T)

- ♦ Voltage Monitor for Power-Fail or Low-Battery Warning
- 8-Pin Surface-Mount Package
- ♦ Guaranteed RESET Assertion to VCC = 1V


# Ordering Information

PART†	TEMP RANGE	PIN- PACKAGE	PKG CODE	
MAX706PCPA	0°C to +70°C	8 PDIP	P8-1	
MAX706PCSA	0°C to +70°C	8 SO	S8-2	
MAX706PCUA	0°C to +70°C	8 µMAX	U8-1	
MAX706PEPA	-40°C to +85°C	8 PDIP	P8-1	

†SO, µMAX, and PDIP packages are available in lead-free.

Ordering Information continued at end of data sheet. Pin Configurations appear at end of data sheet.

# Typical Operating Circuits



JMAX is a registered trademark of Maxim Integrated Products, Inc.

### **ABSOLUTE MAXIMUM RATINGS**

Terminal Voltage (with respect to GND) VCC	0.3V to +6V
All Other Inputs (Note 1)0.3V	to $(V_{CC} + 0.3V)$
Input Current	
Vcc	20mA
GND	20mA
Output Current (all outputs)	20mA
Continuous Power Dissipation ( $T_A = +70$ °C)	
8-Pin CERDIP (derate 8mW/°C above +70°C).	
8-Pin PDIP (derate 9.1mW/°C above +70°C)	727.3mW

8-Pin SO (derate 5.9mW/°C above +70	°C)470.6mW
8-Pin µMAX (derate 4.5mW/°C above +	70°C)362mW
Operating Temperature Range	
MAX70_C	0°C to +70°C
MAX70_E	40°C to +85°C
MAX70_M	55°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Note 1: The input-voltage limits on PFI, WDI, and MR can be exceeded if the input current is less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(MAX70\_P/R, MAX706AP/AR:  $V_{CC} = 2.7V$  to 5.5V; MAX70\_S, MAX706AS:  $V_{CC} = 3.0V$  to 5.5V; MAX70\_T, MAX706AT:  $V_{CC} = 3.15V$  to 5.5V;  $T_J = T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J = T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS	
Cupply Voltage Dange	\/aa		MAX70_C			5.5	V
Supply Voltage Range	Vcc		MAX70_E/M	1.2		5.5	]
			MAX706_C		90	200	
		Vac. 4 2 6V	MAX706_E/M		90	300	
		V <sub>CC</sub> < 3.6V	MAX708_C		50	200	
Supply Current	louppuy		MAX708_E/M		50	300	] ,,,
Supply Current	ISUPPLY		MAX706_C		135	350	μΑ
		Vac 4 F FV	MAX706_E/M		135	500	
		V <sub>CC</sub> < 5.5V	MAX708_C		65	350	1
			MAX708_E/M		65	500	
D+ Thus-h (NI-+ 0)		MAX70_P/R/, MAX706AP	/AR	2.55	2.63	2.70	
Reset Threshold (Note 3) (VCC Falling)	V <sub>RST</sub>	MAX70_S, MAX706AS	2.85	2.93	3.00	V	
(VCC raining)		MAX70_T, MAX706AT	3.00	3.08	3.15		
Reset Threshold Hysteresis (Note 3)	V <sub>H</sub> YS				20		mV
		MAX70_P/R/, MAX706AP	140	200	280		
Reset Pulse Width (Note 3)	trst	MAX70_S, MAX706AS, V	140	200	280	ms	
		V <sub>CC</sub> = 5V		200			
RESET OUTPUT	•						
	Voh	VRST(MAX) < VCC < 3.6V	ISOURCE = 500µA	0.8 x V <sub>C</sub> C			
	V <sub>OL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 1.2mA			0.3	
Output-Voltage High (MAX70_R/S/T) (MAX706AR/AS/AT)	VoH	4.5V < V <sub>CC</sub> < 5.5V	IRSOURCE = 800µA	V <sub>CC</sub> - 1.5			V
	VoL	4.5V < V <sub>CC</sub> < 5.5V	I <sub>SINK</sub> = 3.2mA			0.4	
	\/-·	MAX70_C V <sub>CC</sub> = 1.0V, I <sub>SINK</sub> = 50μA				0.3	
	VoL	MAX70_E/M: V <sub>CC</sub> = 1.2V, I <sub>SINK</sub> = 100μA				0.3	

# **ELECTRICAL CHARACTERISTICS (continued)**

(MAX70\_P/R, MAX706AP/AR:  $V_{CC}$  = 2.7V to 5.5V; MAX70\_S, MAX706AS:  $V_{CC}$  = 3.0V to 5.5V; MAX70\_T, MAX706AT:  $V_{CC}$  = 3.15V to 5.5V;  $T_J$  =  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J$  =  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS	
	Voн	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	ISOURCE = 215µA	V <sub>CC</sub> - 0.6				
Output-Voltage High	V <sub>OL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	ISINK = 1.2mA			0.3	0.3 V	
(MAX706P) (MAX706AP)	Voн	4.5 < V <sub>CC</sub> < 5.5V	ISOURCE = 800µA	V <sub>C</sub> C - 1.5				
	V <sub>OL</sub>	4.5V < V <sub>CC</sub> < 5.5V	I <sub>SINK</sub> = 3.2mA			0.4		
	Voh	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	ISOURCE = 500µA	0.8 x V <sub>CC</sub>				
Output-Voltage High	V <sub>OL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 500µA			0.3		
(MAX708_)	Voн	4.5V < V <sub>CC</sub> < 5.5V	ISOURCE = 800µA	V <sub>CC</sub> - 1.5			V	
	V <sub>OL</sub>	4.5V < VCC < 5.5V	ISINK = 1.2mA			0.4		
WATCHDOG INPUT								
Watchdog Timeout Period	t <sub>WD</sub>	MAX706P/R, MAX706AP/	1.00	1.60	2.25	S		
wateridog Timeout Feriod	ιWD	MAX706S/T, MAX706AS/A	1.00	1.60	2.25	5		
WDI Pulse Width	two	V <sub>IL</sub> = 0.4V	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	100			ns	
(MAX706_, MAX706A_)	twp	V <sub>IH</sub> = 0.8V x V <sub>CC</sub>	4.5V < V <sub>CC</sub> < 5.5V	50				
	VIL	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V				0.6		
Watchdog Input Threshold (MAX706_, MAX706A_)	VIH	VRST(MAX) < VCC < 3.6V	0.7 x V <sub>C</sub> C			V		
	VIL	V <sub>C</sub> C = 5.0V			0.8			
	VIH	V <sub>C</sub> C = 5.0V	3.5					
WDI Input Current		WDI = 0V or Vcc	MAX706_	-1.0	+0.02	+1.0		
wormput Guitent		**DI = 0	MAX706A_	-5		+5	μΑ	

# **ELECTRICAL CHARACTERISTICS (continued)**

(MAX70\_P/R, MAX706AP/AR:  $V_{CC}$  = 2.7V to 5.5V; MAX70\_S, MAX706AS:  $V_{CC}$  = 3.0V to 5.5V; MAX70\_T, MAX706AT:  $V_{CC}$  = 3.15V to 5.5V;  $T_J$  =  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J$  =  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS	
WATCHDOG OUTPUT		_					
	V <sub>OH</sub>	VRST(MAX) < VCC < 3.6V	ISOURCE = 500µA	0.8 x V <sub>CC</sub>			
WDO Output Voltage	V <sub>OL</sub>	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 500μA			0.3	] V
(MAX706_, MAX706A_)	VoH	4.5V < V <sub>CC</sub> < 5.5V   I <sub>SOURCE</sub> = 800		V <sub>CC</sub> - 1.5			V
	V <sub>OL</sub>	4.5V < V <sub>C</sub> C < 5.5V	I <sub>SINK</sub> = 1.2mA			0.4	
MANUAL RESET INPUT							
MD Bullion Compart		$\overline{MR} = 0$	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	25	70	250	
MR Pullup Current		MH = U	4.5V < V <sub>CC</sub> < 5.5V	100	250	600	μΑ
MR Pulse Width	tur	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V		500			ns
IVIN FUISE WIU(I)	tMR	4.5V < V <sub>CC</sub> < 5.5V		150			115
	VIL	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V			0.6		
MR Input Threshold	VIH	VRST(MAX) < VCC < 3.6V	0.7 x V <sub>C</sub> C			V	
	VIL	4.5V < V <sub>C</sub> C < 5.5V			0.8		
	VIH	4.5V < V <sub>CC</sub> < 5.5V	2.0				
MR to Reset Output Delay	t <sub>MD</sub>	VRST(MAX) < VCC < 3.6V				750	ns
. ,		4.5V < V <sub>C</sub> C < 5.5V			250	110	
POWER-FAILURE COMPARA	TOR	1					T
PFI Input Threshold		(MAX70_P/R, MAX706AP/AR) PFI falling V <sub>CC</sub> = 3.0V (MAX70_S/T, MAX706AS/AT) PFI falling, V <sub>CC</sub> = 3.3V		1.20	1.25	1.30	V
Pri input mresnoid				1.20	1.25	1.30	V
PFI Input Current				-25	+0.01	+25	nA
DEO Outrot Vallage	VOH	VRST(MAX) < VCC < 3.6V	ISOURCE = 500µA	0.8 x V <sub>C</sub> C			
	VoL	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	I <sub>SINK</sub> = 1.2mA			0.3	.,,
PFO Output Voltage	Voн	4.5V < V <sub>CC</sub> < 5.5V	ISOURCE = 800µA	V <sub>CC</sub> -			V
	V <sub>OL</sub>	4.5V < V <sub>CC</sub> < 5.5V	I <sub>SINK</sub> = 3.2mA			0.4	
		1	1				

Note 2: All devices 100% production tested at  $T_A = +85^{\circ}C$ . Limits over temperature are guaranteed by design.

Note 3: Applies to both RESET in the MAX70\_R/S/T and MAX706AR/AS/AT, and RESET in the MAX706P/MAX706AP.

\_\_\_\_\_NIXI/N


# MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T

# +3V Voltage Monitoring, Low-Cost μP **Supervisory Circuits**


Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 


# RESET, RESET OUTPUT VOLTAGES vs. SUPPLY VOLTAGE (RESET OUTPUTS AND RESET THRESHOLDS SHOWN FOR MAX708T, $T_A = +25^{\circ}C$ ) Vcc




# RESET, RESET RESPONSE TIMES




# **POWER-FAIL COMPARATOR**




### **POWER-FAIL COMPARATOR DEASSERTION RESPONSE TIME**



### RESET, RESET RISE AND FALL TIMES (RESET ASSERTED)



### RESET, RESET RISE AND FALL TIMES (RESET DEASSERTED)



# **Pin Description**

MAX706FM   MAX706FMS/TT   MAX706FMS/TT   MAX706FMS/TT   MAX706FMS/TS   MAX706F			PIN							
Active-Low, Manual-Reset Input. Pull MR below 0.6V to trigger a reset pulse. MR is TTL/CMOS compatible when V <sub>CC</sub> = 5V and can be shorted to GND with a switch. MR is internally connected to a 70,µA source current. Connect to V <sub>CC</sub> or leave unconnected.  2						MAX708R/S/T		MAX708R/S/T		FUNCTION
1 3 1 3 1 3 MR reset pulse. MR is TTL/CMOS compatible when V <sub>CC</sub> = 0V and can be shorted to GND with a switch. MR is internally connected to a 70µA source current. Connect to V <sub>CC</sub> or leave unconnected.  2 4 2 4 2 4 V <sub>CC</sub> Supply Voltage Input  3 5 3 5 3 5 3 5 GND Ground  4 6 4 6 PFI  Adjustable Power-Fail Comparator Input. Connect PFI to a resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise, PFO remains high. Connect PFI to GND if not used.  5 7 5 7 5 7 PFO  Active-Low, Power-Fail Comparator Output. PFO asserts when PFI is above the internal 1.25V threshold. PFO deasserts when PFI is above the internal 1.25V threshold. Leave PFO unconnected if not used.  Watchdog Input. A falling or rising transition must occur at WDI within 1.6s to prevent WDO from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog fine to the MAX706AP/AR/AS/AT disables when WDI input is left open or connected in one bed disabled. The watchdog timer for the MAX706AP/AR/AS/AT disables when WDI input is left open or connected to reset to less than 600nA.  7 1	SO/DIP	μМΑΧ	SO/DIP	μМΑХ	SO/DIP	μМΑΧ				
3 5 3 5 3 5 GND Ground  Adjustable Power-Fail Comparator Input. Connect PFI to a resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise, PFO remains high. Connect PFI to GND if not used.  Active-Low, Power-Fail Comparator Output. PFO asserts when PFI is below the internal 1.25V threshold. PFO deasserts when PFI is above the internal 1.25V threshold. PFO deasserts when PFI is above the internal 1.25V threshold. Leave PFO unconnected if not used.  Watchdog Input. A falling or rising transition must occur at WDI within 1.6s to prevent WDO from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706P/R/SIT can not be disabled. The watchdog timer for the MAX706P/R/AR/AS/AT disables when WDI input is left open or connected to a tri-state output in its high-impedance state with a leakage current of less than 600nA.  Active-High Reset Output. Reset remains high when V <sub>CC</sub> is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).  Active-Low Watchdog Output. WDO goes low when a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when V <sub>CC</sub> falls below the reset threshold.  Active-Low Reset Output. RESET remains low when V <sub>CC</sub> is also below the reset threshold.  Active-Low Reset Output. RESET remains low when V <sub>CC</sub> is below the reset threshold.  Active-Low Reset Output. RESET remains low when V <sub>CC</sub> is below the reset threshold.	1	3	1	3	1	3	MR	reset pulse. $\overline{MR}$ is TTL/CMOS compatible when $V_{CC}$ = 5V and can be shorted to GND with a switch. $\overline{MR}$ is internally connected to a		
Adjustable Power-Fail Comparator Input. Connect PFI to a resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise, PFO remains high. Connect PFI to GND if not used.  Active-Low, Power-Fail Comparator Output. PFO asserts when PFI is below the internal 1.25V threshold. PFO deasserts when PFI is below the internal 1.25V threshold. Leave PFO unconnected if not used.  Watchdog Input. A falling or rising transition must occur at WDI within 1.6s to prevent WDO from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706AP/AR/AS/AT disables when WDI input is left open or connected to a tri-state output in its high-impedance state with a leakage current of less than 600nA.  7 1 — 8 2 RESET  Active-High Reset Output. Reset remains high when VCc is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).  Active-Low Watchdog Output. WDO goes low when a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when VCc falls below the reset threshold; however, unlike the reset output signal, WDO goes high as soon as Vcc rises above the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).  Active-Low Reset Output. RESET remains low when Vcc falls below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).	2	4	2	4	2	4	Vcc	Supply Voltage Input		
4 6 4 6 PFI resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise, PFO remains high. Connect PFI to GND if not used.  7 5 7 5 7 PFO  8 1	3	5	3	5	3	5	GND	Ground		
7 5 7 5 7 FFO PFO PFI is below the internal 1.25V threshold. PFO deasserts when PFI is above the internal 1.25V threshold. Leave PFO unconnected if not used.  Watchdog Input. A falling or rising transition must occur at WDI within 1.6s to prevent WDO from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer for the MAX706P/R/ST can not be disabled. The watchdog timer before the form the MAX706P/R/ST can not be disabled. The watchdog in the reset threshold or MR is held low. It remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO goes low when Vcc falls below the reset threshold.  Active-Low Reset Output. RESET remains low when Vcc is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).	4	6	4	6	4	6	PFI	resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise,		
WDI within 1.6s to prevent WDO from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706P/R/S/T can not be disabled. The watchdog timer for the MAX706P/R/S/T can not be disabled. The watchdog timer for the MAX706AP/AR/AS/AT disables when WDI input is left open or connected to a tri-state output in its high-impedance state with a leakage current of less than 600nA.  Active-High Reset Output. Reset remains high when V <sub>CC</sub> is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).  Active-Low Watchdog Output. WDO goes low when a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when V <sub>CC</sub> falls below the reset threshold; however, unlike the reset output signal, WDO goes high as soon as V <sub>CC</sub> rises above the reset threshold.  Active-Low Reset Output. RESET remains low when V <sub>CC</sub> is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).	5	7	5	7	5	7	PFO	PFI is above the internal 1.25V threshold. Leave PFO		
7 1 — 8 2 RESET below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).  Active-Low Watchdog Output. WDO goes low when a transition does not occur at WDI within 1.6s and remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when VCC falls below the reset threshold; however, unlike the reset output signal, WDO goes high as soon as VCC rises above the reset threshold.  Active-Low Reset Output. RESET remains low when VCC is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).	6	8	6	8	_	_	WDI	WDI within 1.6s to prevent WDO from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706P/R/S/T can not be disabled. The watchdog timer for the MAX706AP/AR/AS/AT disables when WDI input is left open or connected to a tri-state output in its high-impedance state with a leakage current of less than		
transition does not occur at WDI within 1.6s and remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when V <sub>CC</sub> falls below the reset threshold; however, unlike the reset output signal, WDO goes high as soon as V <sub>CC</sub> rises above the reset threshold.  Active-Low Reset Output. RESET remains low when V <sub>CC</sub> is below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).	7	1	_	_	8	2	RESET	below the reset threshold or $\overline{\text{MR}}$ is held low. It remains low for		
— 7 1 7 1 RESET below the reset threshold or MR is held low. It remains low for 200ms after the reset conditions end (Figure 3).	8	2	8	2	_	_	WDO	transition does not occur at WDI within 1.6s and remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when VCC falls below the reset threshold; however, unlike the reset output signal, WDO goes high as soon as VCC rises above		
6 8 N.C. No Connection. Not internally connected.	_	_	7	1	7	1	RESET	below the reset threshold or $\overline{\rm MR}$ is held low. It remains low for		
	_	_	_	_	6	8	N.C.	No Connection. Not internally connected.		




Figure 1. MAX706\_ Functional Diagram

# **RESET and RESET Outputs**

A microprocessor's ( $\mu$ P's) reset input starts in a known state. When the  $\mu$ P is in an unknown state, it should be held in reset. The MAX706P/R/S/T and the MAX706AP/AR/AS/AT assert reset when V<sub>CC</sub> is low, preventing code execution errors during power-up, power-down, or brownout conditions.

On power-up once V<sub>CC</sub> reaches 1V, RESET is guaranteed to be logic-low and RESET is guaranteed to be logic-high. As V<sub>CC</sub> rises, RESET and RESET remain asserted. Once V<sub>CC</sub> exceeds the reset threshold, the internal timer causes RESET and RESET to be deasserted after a time equal to the reset pulse width, which is typically 200ms (Figure 3).

If a power-fail or brownout condition occurs (i.e.,  $V_{CC}$  drops below the reset threshold),  $\overline{RESET}$  and  $\overline{RESET}$  are asserted. As long as  $V_{CC}$  remains below the reset threshold, the internal timer is continually reset, causing the  $\overline{RESET}$  and  $\overline{RESET}$  outputs to remain asserted. Thus, a brownout condition that interrupts a previously initiated reset pulse causes an additional 200ms delay from the time the latest interruption occurred. On power-down once  $V_{CC}$  drops below the reset threshold,




Figure 2. MAX708\_ Functional Diagram

RESET and RESET are guaranteed to be asserted for  $V_{CC} \ge 1V$ .

The MAX706P/MAX706AP provide a RESET signal, and the MAX706R/S/T and MAX706AR/AS/AT provide a RESET signal. The MAX708R/S/T provide both RESET and RESET.

### **Watchdog Timer**

The MAX706P/R/S/T and the MAX706AP/AR/AS/AT watchdog circuit monitor the μP's activity. If the μP does not toggle the watchdog input (WDI) within 1.6s, the watchdog output (WDO) goes low (Figure 4). If the reset signal is asserted, the watchdog timer will be reset to zero and disabled. As soon as reset is released, the timer starts counting. WDI can detect pulses as narrow as 100ns with a 2.7V supply and 50ns with a 4.5V supply. The watchdog timer for the MAX706P/R/S/T cannot be disabled. The watchdog timer for the MAX706AP/AR/AS/AT operates similarly to the MAX706P/R/S/T. However, the watchdog timer for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a tri-state output in its highimpedance state and with a leakage current of less than 600nA. The watchdog timer can be disabled anytime, provided WDO is not asserted.




Figure 3. RESET, RESET, MR, and WDO Timing




Figure 4. MAX706AP/AR/AS/AT Watchdog Timing

 $\overline{\text{WDO}}$  can be connected to the nonmaskable interrupt (NMI) input of a  $\mu P$ . When  $V_{CC}$  drops below the reset threshold,  $\overline{\text{WDO}}$  immediately goes low, even if the watchdog timer has not timed out (Figure 3). Normally, this would trigger an NMI, but since reset is asserted simultaneously, the NMI is overridden. The  $\overline{\text{WDO}}$  should not be connected to  $\overline{\text{RESET}}$  directly. Instead, connect  $\overline{\text{WDO}}$  to  $\overline{\text{MR}}$  to generate a reset pulse when it times out.

### **Manual Reset**

The manual reset  $(\overline{MR})$  input allows  $\overline{RESET}$  and  $\overline{RESET}$  to be activated by a pushbutton switch. The switch is effectively debounced by the 140ms minimum reset pulse width.  $\overline{MR}$  can be driven by an external logic line since it is  $\overline{TTL/CMOS}$  compatible. The minimum  $\overline{MR}$ 




Figure 5. Monitoring Both +3V/+3.3V and +12V




Figure 6. RESET Valid to GND Circuit

input pulse width is 500ns when  $V_{CC} = +3V$  and 150ns when  $V_{CC} = +5V$ . Leave  $\overline{MR}$  unconnected or connect to  $V_{CC}$  when not used.

### **Power-Fail Comparator**

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to a 1.25V reference. The power-fail comparator has 10mV of hysteresis, which prevents repeated triggering of the power-fail output (PFO).

To build an early-warning power-failure circuit, use the power-fail comparator input (PFI) to monitor the unregulated DC supply voltage (see the *Typical Operating Circuits*). Connect the PFI to a resistive-divider network such that the voltage at PFI falls below 1.25V just before the regulator drops out. Use  $\overline{\text{PFO}}$  to interrupt the  $\mu\text{P}$  so it can prepare for an orderly power-down.

Regulated and unregulated voltages can be monitored by simply adjusting the PFI resistive-divider network values to the appropriate ratio. In addition, the reset signal can be asserted at voltages other that  $V_{CC}$  reset threshold, as shown in Figure 5. Connect  $\overline{PFO}$  to  $\overline{MR}$  to initiate a reset pulse when the 12V supply drops below a user-specified threshold (11V in this example) or when  $V_{CC}$  falls below the reset threshold.

### Operation with +3V and +5V Supplies

The MAX706P/R/S/T, the MAX706AP/AR/AS/AT, and the MAX708R/S/T provide voltage monitoring at the reset threshold (2.63V to 3.08V) when powered from either +3V or +5V. These devices are ideal in portable-instrument applications where power can be supplied from either a +3V battery or an AC-DC wall adapter that generates +5V (a +5V supply allows a  $\mu P$  or a microcontroller to run faster than a +3V supply). With a +3V supply, these ICs consume less power, but output drive capability is reduced, the  $\overline{MR}$  to  $\overline{RESET}$  delay time increases, and the  $\overline{MR}$  minimum pulse width increases. The *Electrical Characteristics* table provides specifications for operation with both +3V and +5V supplies.

### Ensuring a Valid RESET Output Down to Vcc = 0V

When VCC falls below 1V, the MAX706R/S/T, MAX706AR/AS/AT, and MAX708R/S/T RESET output no longer sinks current; it becomes an open circuit. High-impedance, CMOS logic inputs can drift to undetermined voltages if left as open circuit. If a pulldown resistor is added to the RESET pin , as shown in Figure 6, any stray charge or leakage current will flow to ground, holding RESET low. Resistor value R is not critical, but it should not load RESET and should be small enough to pull RESET and the input it is driving to ground.  $100 \text{k}\Omega$  is suggested for R1.

# \_Applications Information

# Adding Hysteresis to the Power-Fail Comparator

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of the  $\overline{PFO}$  when  $V_{IN}$  is near the power-fail comparator trip point. Figure 7 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 and R2 such that PFI




Figure 7. Adding Hysteresis to the Power-Fail Comparator




Figure 8. Monitoring a Negative Voltage

sees 1.25V when V<sub>IN</sub> falls to the desired trip point (V<sub>TRIP</sub>). Resistor R3 adds hysteresis. R3 will typically be an order of magnitude greater than R1 and R2. The current through R1 and R2 should be at least 1µA to ensure that the 25nA (max) PFI input current does not shift the trip point significantly. R3 should be larger than  $10k\Omega$  to prevent it from loading down the  $\overline{PFO}$  pin. Capacitor C1 adds noise rejection.

### **Monitoring a Negative Voltage**

The power-fail comparator can be used to monitor a negative supply voltage using the circuit of Figure 8. When the negative supply is valid, <u>PFO</u> is low. When the negative supply voltage drops, <u>PFO</u> goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the VCC voltage, and resistors R1 and R2.

### Bypassing Vcc

For noisy systems, bypass VCC with a  $0.1\mu F$  capacitor to GND.

# **Ordering Information (continued)**

PART†	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX706PEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706PMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706RCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706RCSA	0°C to +70°C	8 SO	S8-2
MAX706RCUA	0°C to +70°C	8 µMAX	U8-1
MAX706REPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706RESA	-40°C to +85°C	8 SO	S8-2
MAX706REUA	-40°C to +85°C	8 µMAX	U8-1
MAX706RMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706SCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706SCSA	0°C to +70°C	8 SO	S8-2
MAX706SCUA	0°C to +70°C	8 µMAX	U8-1
MAX706SEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706SESA	-40°C to +85°C	8 SO	S8-2
MAX706SEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706SMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706TCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706TCSA	0°C to +70°C	8 SO	S8-2
MAX706TCUA	0°C to +70°C	8 µMAX	U8-1
MAX706TEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706TESA	-40°C to +85°C	8 SO	S8-2
MAX706TEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706TMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706APEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706APESA	-40°C to +85°C	8 SO	S8-2
MAX706APEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706AREPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706ARESA	-40°C to +85°C	8 SO	S8-2
MAX706AREUA	-40°C to +85°C	8µMAX	U8-1
MAX706ASEPA	-40°C to +85°C	8 Plastic Dip	P8-1


PART†	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX706ASESA	-40°C to +85°C	8 SO	S8-2
MAX706ASEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706ATEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706ATESA	-40°C to +85°C	8 SO	S8-2
MAX706ATEUA	-40°C to +85°C	8 µMAX	U8-1
MAX708RCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX708RCSA	0°C to +70°C	8 SO	S8-2
MAX708RCUA	0°C to +70°C	8 µMAX	U8-1
MAX708REPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708RESA	-40°C to +85°C	8 SO	S8-2
MAX708REUA	-40°C to +85°C	8 µMAX	U8-1
MAX708RMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX708SCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX708SCSA	0°C to +70°C	8 SO	S8-2
MAX708SCUA	0°C to +70°C	8 µMAX	U8-1
MAX708SEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708SESA	-40°C to +85°C	8 SO	S8-2
MAX708SEUA	-40°C to +85°C	8 µMAX	U8-1
MAX708SMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX708TCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX708TCSA	0°C to +70°C	8 SO	S8-2
MAX708TCUA	0°C to +70°C	8 µMAX	U8-1
MAX708TEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708TESA	-40°C to +85°C	8 SO	S8-2
MAX708TEUA	-40°C to +85°C	8 µMAX	U8-1
MAX708TMJA	-55°C to +125°C	8 CERDIP*	J8-2

<sup>†</sup>SO, μMAX, and PDIP packages are available in lead-free. \*Contact factory for availability and processing to MIL-STD-883. \*\*Future product—contact factory for availability.


Chip Information

PROCESS: CMOS

\_\_\_\_\_\_\_NIXI/N




# Typical Operating Circuits\_ (continued)



( ) ARE FOR MAX706P/AP ONLY.


# **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)




# **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)




# **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



# **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.