## SystemVerilog Assertions Checker Library Reference Manual

G-2012.09 September 2012

Comments?
E-mail your comments about this manual to: vcs\_support@synopsys.com.



## **Copyright Notice and Proprietary Information**

Copyright © 2012 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

### **Right to Copy Documentation**

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the permission of S	Synopsys, Inc., for the exclusive use of
	and its employees. This is copy number

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### Registered Trademarks (®)

Synopsys, AEON, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, CHIPit, CoMET, Confirma, CODE V, Design Compiler, DesignWare, EMBED-IT!, Formality, Galaxy Custom Designer, Global Synthesis, HAPS, HapsTrak, HDL Analyst, HSIM, HSPICE, Identify, Leda, LightTools, MAST, METeor, ModelTools, NanoSim, NOVeA, OpenVera, ORA, PathMill, Physical Compiler, PrimeTime, SCOPE, Simply Better Results, SiVL, SNUG, SolvNet, Sonic Focus, STAR Memory System, Syndicated, Synplicity, the Synplicity logo, Synplify Pro, Synthesis Constraints Optimization Environment, TetraMAX, UMRBus, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

## Trademarks (™)

AFGen, Apollo, ARC, ASAP, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, BEST, Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope, CRITIC, CustomExplorer, CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclypse, Encore, EPIC, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, High-performance ASIC Prototyping System, HSIMPlus, i-Virtual Stepper, IICE, in-Sync, iN-Tandem, Intelli, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Macro-PLUS, Magellan, Mars, Mars-Rail, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, MultiPoint, ORAengineering, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, Raphael, RippledMixer, Saturn, Scirocco, Scirocco-i, SiWare, Star-RCXT, Star-SimXT, StarRC, System Compiler, System Designer, Taurus, TotalRecall, TSUPREM-4, VCSi, VHDL Compiler, VMC, and Worksheet Buffer are trademarks of Synopsys, Inc.

## Service Marks (sm)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license. ARM and AMBA are registered trademarks of ARM Limited. Saber is a registered trademark of SabreMark Limited Partnership and is used under license. All other product or company names may be trademarks of their respective owners.

## Contents

1.	The System Verilog Assertions (SVA) Checker Library	
	Overview	1-2
	Global Controls	1-3
	Checker Triggering	1-5
	Checkers with VMM Reporting Service	1-6
	Custom Reporting	1-6
	Viewing Coverage Results	1-7
	Shared Syntax	1-7
	Using Coverage Level to Report Checker Results	1-10
	Use Model in SystemVerilog	1-14 1-15
2.	SVA Basic Checkers	
	Checker Descriptions	2-2

assert_always	2-2
assert_always_on_edge	2-5
assert_change	2-8
assert_cycle_sequence	2-12
assert_decrement	2-16
assert_delta	2-19
assert_even_parity	2-22
assert_fifo_index	2-24
assert_frame	2-29
assert_handshake	2-33
assert_implication	2-38
assert_increment	2-41
assert_never	2-44
assert_next	2-46
assert_no_overflow	2-50
assert_no_transition	2-54
assert_no_underflow	2-57
assert_odd_parity	2-61
assert_one_cold	2-64
assert_one_hot	2-67
assert_proposition	2-70
assert_quiescent_state	2-72
assert_range	2-75
assert_time	2-79
assert_transition	2-83
assert_unchange	2-86
assert_width	2-90
assert_win_change	2-94
assert_win_unchange	2-98
assert_window	2-100
assert zero one hot	2-104

## 3. SVA Advanced Checkers

Checker Descriptions	3-1
Shared Syntax	3-2
assert_arbiter	3-2
assert_bits	3-10
assert_code_distance	3-13
assert_data_used	3-16
assert_driven	3-20
assert_dual_clk_fifo	3-22
assert_fifo	3-27
assert_hold_value	3-33
assert_memory_async	3-36
assert_memory_sync	3-43
assert_multiport_fifo	3-52
assert_mutex	3-59
assert_next_state	3-61
assert_no_contention	3-65
assert_packet_flow	3-68
assert_rate	3-70
assert_reg_loaded	3-72
assert_req_ack_unique	3-76
assert_req_requires	3-79
assert_stack	3-83
assert_valid_id	3-89
assert value	3-95

1

# The SystemVerilog Assertions (SVA) Checker Library

The SystemVerilog Assertions (SVA) Checker Library consists of two parts:

- SVL (described in Chapter 2) consists of checkers that have the same behavior and controls as those in the Open Verification Library (OVL) - see the Accellera Open Verification Library Reference Manual available at http://www.verificationlib.org/. These checkers have additional features such as coverage in the SVA Library.
- SVA Advanced Checkers (described in Chapter 3) contains checkers that generally verify more complex behaviors. These have similar controls to the SVL checkers, but, in addition, they allow selecting the sampling clock edge(s), posedge or negedge Coverage is also provided.

Note that the header of each checker file also contains a description of the behavior and parameters.

## **Overview**

The checker library resides in the following directory:

```
$VCS_HOME/packages/sva/

or

$PIONEER HOME/packages/sva/
```

The library consists of 53 checker files having the name <code>assert\_<checker\_name>.v</code>, where <code><checker\_name></code> is the name of the checker. There is also a symbolic link to that file with the name <code>assert\_checker\_name.sv</code> that can be used in situations where parts of the Verilog design follow Verilog2001 syntax and should be compiled with that in mind to avoid keyword clashes with System Verilog keywords. In that way, the extension <code>.sv</code> identifies the checkers to be compiled with System Verilog, while the files with the <code>.v</code> extension compile with Verilog2001 syntax and keywords.

The checkers have dual functions:

- As a verification object using assert property statements.
   This form is employed for verifying the behavior as specified for the checker.
- As a coverage objects using cover property and cover points implemented using the equivalent of covergroup statements. This form is employed to obtain information about the observed presence of certain behavioral patterns in the design - coverage of such patterns.

The two forms can coexist or be enabled independently as described in sections "Global Controls" and "Shared Syntax".

Also, note that there is header file sva\_std\_task.h in the above mentioned checker library directory. This file is included in each checker using 'include and contains reporting tasks which can be modified by you.

## **Global Controls**

The following symbols are macro's defined using 'define and apply to all instances of the checkers.

### ASSERT ON

When this macro is defined, the assertions and related variables in checkers are included, i.e., the checking functionality is enabled.

### COVER ON

When this macro is defined, the coverage items in the checkers are included. I.e., the coverage functionality is enabled. Note that additional per-instance control is provided using the checker parameters <code>coverage\_level\_1</code>, <code>coverage\_level\_2</code>, and <code>coverage\_level\_3</code>.

### ASSERT INIT MSG

When this macro is defined, then all checker instances will output a message to stdout to indicate their hierarchical name.

### ASSERT GLOBAL RESET

When this macro is defined, its defining expression is taken as the reset signal for all the checkers. Otherwise, the reset\_n port signal is used as reset.

### ASSERT MAX REPORT ERROR

When this global macro variable is defined, the assertion instance stops reporting messages if the number of errors for that instance is greater than the value defined by the macro. Using this macro as described requires modifying the reporting tasks in sva std task.h.

### SVA CHECKER INTERFACE

If not defined, the interface is a SystemVerilog "module". If defined then the checker interface is "interface". The parameters and ports remain the same in both cases.

### SVA CHECKER NO MESSAGE

When defined it eliminates reporting the user message when a assertion fails. It doesn not control the default failure message from the simulator.

### SVA COV LEVEL i, i=1..3,

Globally selects coverage level 1. If user defines a value for an coverage\_level\_i parameter in a checker instance, it overrides the macro definition. By defining different values to these macros and mot using the coverage level parameters in the checker instance(s), it allows to select the same level(s) in all checkers.

### SVA ASSERT 0, SVA ASSUME 1, SVA IGNORE 2,

Can be used with the property\_type parameter to select the verification statement, either assert or assume or none. That parameter replaces the original options parameter in the OVL-like checkers.

SVA\_FATAL 0, SVA\_ERROR 1, SVA\_WARNING 2, SVA\_INFO 3:

Predefined macros for severity can be used as actuals with the severity parameter.

#### SYNTHESIS

When defined, eliminates non-synthesizable code.

There are no //synopsys translate\_on/off pragmas used anymore.

### SVA NO DELAYED SAMPLING

If defined, it excludes #1 delay in sampling of variables, otherwise include it to emulate sampling in the preponed region for assignments in always blocks. The macro should only be defined if the design contains no critical races.

## **Checker Triggering**

In the SVL library (Chapter 2) all but one checker, assert\_proposition, are triggered at the positive edge of a triggering signal or expression clk.

In the Advanced Checker Library (Chapter 3), all the checkers can select the sampling edge(s) using a parameter. It can be either the positive or the negative edge of the clock port expression.

The values of all actual signals or expressions in the ports of the checkers are sampled just before the sampling edge of clk. Therefore, any pulses happening on the signals or expressions between consecutive sampling edges of clk are not observed by the checkers.

Moreover, whenever an edge of a signal or expression on a port of a checker, other than the clock, is used in the checker, then the value is the sampled form of the edge as detected by looking at two consecutive samples of the signal.

The checker assert\_proposition monitors an expression at all times and triggers by a change of its value to 0.

## **Checkers with VMM Reporting Service**

All checkers are enhanced to incorporate VMM messaging service. This would qualify the simulation as PASSED or FAILED based on the assertion result.

Inclusion of VMM messaging service also allows you to control the simulation based on the severity level of the checker instance. A severity level of 0 would continue with the simulation, and a severity level other than 0 would terminate the simulation.

Inclusion of VMM messaging service will be under a global control macro defined using `define, namely "SVA VMM LOG".

## **Custom Reporting**

As in OVL, if you need more elaborate error reporting, counting, etc., you must edit the sva\_std\_task.h file that is distributed with the library and resides in thefollowing directory

```
$VCS_HOME/packages/sva/
or
$PIONEER HOME/packages/sva/
```

This file is automatically included in each checker using `include. If the location of the header file is changed, the +incdir+ directive must also be modified accordingly.

## **Viewing Coverage Results**

See the *VCS User Guide* or the *Pioneer User Guide* for information on viewing coverage results.

## **Shared Syntax**

Many checkers share the same syntax elements. These elements are described in this section in order to avoid repeating their descriptions throughout this document.

severity level

Severity of the failure with default value of 0. Currently SystemVerilog does not provide support of severity levels through a parameter or a variable, hence this parameter is provided only for compatibility with older versions of the checkers. However by modifying the error tasks in the sva\_std\_task.h file appropriately, severity level can be taken into account. For example, the simulation can be terminated when a failure of an assertion occurs and the checker severity level is set to some specific value.

options

Currently, the only supported option is options=1, which defines the assertion as an assumption for formal tools. The default is 0 (no options specified). <sup>1</sup>

msg

<sup>1.</sup> Note that Magellan does not use options to determine the role (assume or assert) of the assertions.

Error message that will be printed when the assertion fires using the default definition of the sva\_checker\_error task that is included in the sva\_std\_task.h file. Its output can also be controlled by the macro SVA CHCKER NO MESSAGE.

### category

Specifies the category of the assertion (Default = 0). This parameter can be used to group assertions used for a similar purpose, and provide a selection/filtering mechanism to enable/ disable individual or groups of assertions.

### coverage level i

Specifies which coverage levels should be enabled (provided that the symbol COVER\_ON is defined) by specifying parameters. There are three coverage levels controlled by parameters coverage\_level\_1, coverage\_level\_2, and coverage\_level\_3. The bits in each of the parameters when set to 1 enable some specific coverage point, one per bit. The number of bits used thus depends on the number of cover points in the checker at each level and varies from checker to checker. Generally, the following levels are supported (Default = Coverage Level 1).

Level 1: Basic coverage, implemented using cover property statements. Used by simulation and Magellan.

Level 1 coverages are enabled by setting bits in coverage level 1 to 1.

Example: The number of Enqueues and Dequeues in a FIFO.

Level 2: Usually includes data coverage on ranges of values. These are coverage items which show certain interesting activities of the RTL behavior in the form of statistics. Used in simulation only but may also include cover properties on some particular sequences that can be of interest as search goals for formal tools.

Level 2 coverages are enabled by setting bits in coverage level 2 to 1.

Example: Range of latency values classified on at-least-once basis.

Level 3: Cover property coverage of specific corner points as specified. Used primarily by formal tools as goals. These cover properties can be enabled in simulation too, however, the same information can be obtained from Level 2 range coverages in the extreme bins. These coverage items ensure that the corner case condition of the RTL design block are verified during testing.

Level 3 coverages are enabled by setting bits in coverage\_level\_3 to 1.

Examples: The number of times FIFO reached HIGH water mark. The number of times ACK was received at the next clock after REQ was issued. The number of times the specified Min latency value was reached.

```
inst_name
Instance name of assertion monitor.
```

Sampling clock of the assertion.

reset n

Signal indicating completed initialization when set to 1. Note that reset\_n is used as an asynchronous reset so that the glitches on the sequence or expression may cause the checker to reset.

## **Using Coverage Level to Report Checker Results**

As described in the previous section, you use *coverage\_level\_i* to generate coverage reports of checker results. This section describes how to generate and view those reports.

## **Generating a Report**

To generate coverage level reports, you set the bits for the desired levels of coverage to 1 when specifying a checker. The checker descriptions in chapters 2 and 3 describe the coverage levels available for each checker.

## To generate a report:

- Instantiate or bind the checker in your design as described in the sections "Use Model in SystemVerilog".
- 2. Set the bits for desired coverage to 1 when specifying the checker.

```
For example, in the checker <code>assert_fifo_index</code> below, <code>coverage_level_1</code> and <code>coverage_level_2</code> are specified to have the two <code>coverage_level_1</code> properties and the three <code>coverage_level_2</code> properties reported.
```

```
assert_fifo_index #(0, 4, 1, 1, 1, "ERROR: Overflow or
Underflow in fifo", 0, 3, 7, 31)
invalid_fifo (clk, reset_n, push_sig, pop_sig)
```

## Note the following:

- The default for <code>coverage\_level\_1</code> is on, so it is not necessary to specify <code>coverage\_level\_1</code> to generate results. However, since <code>coverage\_level\_1</code> has two bits, specifying 3 sets both bits to 1.
- Similarly, coverage\_level\_2 has three bits, so specifying 7 sets all three bits to 1.
- coverage\_level\_3 has four bits, so specifying 31 sets all four bits to 1..
- Compile the design as described in the sections "Use Model in SystemVerilog"
- 4. Run the simulation.
- 5. Generate the report by entering:

```
assertCovReport -cm_assert_dir coverage_directory_name
Your results are generated.
```

## **Viewing Results**

Results are generated as html files in the subdirectory report.fcov in the coverage .vdb directory you specified in the previous section. You can access the results from the file report.index.html in the .vdb directory or navigate to the subdirectory and view the files directly. The following files are generated:

- category.html displays results by category.
- hier.html displays the hierarchical results
- instance\_name\_\_vmm\_details.html shows level 2 coverage results.

- tests.html shows the tests results.
- vmm\_hier.html is the hierarchical report.

Figure 1-1 is an example of a hierarchical report displaying a summary of instance coverage results and a summary of cover directives generaed by coverage\_level\_1 and coverage level 3.

Figure 1-1 Results for coverage levels 1 and 3

## Functional Coverage: Synopsys Checkers Hierarchical Report

List of Instances	Number of Assertions	Number of Cover Directives for Sequences	of Cover Directives for	Number of Events	
testbench.FIFO.invalid_fifo	0	0	7	0	Level 2 report

### **Cover Directive for Properties**

#### testbench.FIFO.invalid\_fifo

Name	Attempts	Matches	Vacuous	Incompletes
cov_level_1_0.cover_nb_of_push_operations	26	13	0	0
cov_level_1_1.cover_nb_of_pop_operations	26	13	0	0
cov_level_3_0.cover_eq_nb_of_simultaneous_push_pop	26	7	0	0
cov_level_3_1.cover_eq_nb_of_simultaneous_push_pop_when_empty	26	1	0	0
cov_level_3_2.cover_eq_nb_of_simultaneous_push_pop_when_full	26	0	0	0
cov_level_3_3.cover_nb_of_times_empty_reached_on_pop	26	5	0	1
cov_level_3_4.cover_nb_of_times_full_reached_on_push	26	0	0	1

Clicking the link to the level 2 report in the instance table displays the report as shown in Figure 1-2.

## **Functional Coverage: Synopsys Checker Level 2 Report**

Checker: assert fifo index

Instance:

doorbell coverage assertions.rx fifo checker

cov level 2 0.observed number of pushes

Index is the observed number of simultaneous pushes



cov level 2 1.observed number of pops

Index is the observed number of simultaneous pops



01

cov level 2 2.observed outstanding contents

Index is the observed number of outstanding contents



In the figure:

- The green zones indicate what was covered.
- \* delimits the specified range observed,

- is a point in the range
- is an interval.

The first two graphs show the range observed was [0:1] and was covered. The third one has an observed range [1:16] with 1, 2, 3 and 4 covered and 5-16 not covered. Note that the 16 is displayed vertically.

## **Use Model in SystemVerilog**

## The Entire Design Targets SystemVerilog

In VCS, to use the SVA Checker Library with a design written in SystemVerilog (which thus respects its enlarged set of keywords), you instantiate or bind any number of the checkers in the design and indicate the placement of the library using the Verilog library mechanism as follows:

```
vcs -sverilog +define+ASSERT_ON+COVER_ON \
  <design files and other options> \
  -y $VCS_HOME/packages/sva +libext+.v \
  +incdir+$VCS HOME/packages/sva
```

Note that  $+define+ASSERT_ON$  on the VCS command line is necessary to turn on the assertions in all checker instances. Alternately or in addition, by defining COVER\_ON the coverage functionality can be included (it can be further controlled at the instance level by the checker parameter coverage\_level\_i, where i = 1, 2, or 3.

To gather coverage information using the coverage functionality of the checkers, do not include the -cm assert option. This is because coverage on cover property and covergroup statements is automatically turned on in VCS.

## Some Design Files Are Restricted to Verilog2001

In this case, the Verilog2001 files have names with the .v extensions, while all SystemVerilog files, including the checkers, have a name with the .sv extension. In the case of the checkers, it is the symbolic link with the .sv extension that is used. The vcs compilation command line will then have the following form:

```
vcs -sverilog+define+ASSERT_ON+COVER_ON \
<design files and other options> -y $VCS_HOME/packages/sva \
+libext+.sv +verilog2001ext+.v +incdir+$VCS_HOME/packages/
sva
```

The compiler uses Verilog2001 syntax for all .v files, and SystemVerilog syntax for all other files including those with the .sv extension.

Note: To use the .sv checkers,

```
-y $VCS_HOME/packages/sva +libext+.sv
```

must be placed ahead of any other option.

## **SVA Checker Library Enabled with VMM Messaging Service**

In VCS, to use the SVA Checker Library with VMM reporting service, you must pass +define+SVA\_VMM\_LOG and -ntb\_opts rvm at compile-time. You must also include the sva vmm package file, namely "sva\_vmm.sv" defined in \$VCS\_HOME/packages/sva at compile-time.

The VCS compilation command-line will then have the following form:

```
vcs -sverilog+define+ASSERT_ON+COVER_ON \
    <design files and other options> -y $VCS_HOME/packages/sva \
    +libext+.sv +verilog2001ext+.v +incdir+$VCS_HOME/packages/
    sva \
    +define+SVA_VMM_LOG -ntb_opts rvm $VCS_HOME/packages/sva/
    sva vmm.sv
```

### Note:

If the VCS compile-time command-line is not using the physical path of the SVA checker files, that is, "-y" switch, and explicitly specifying the SVA checker file in the command-line, in such a case \$VCS\_HOME/packages/sva/sva\_vmm.sv should be placed ahead of the SVA checker file.

## **Recommended Use Model**

Use of -assert quiet option at runtime:

Assertion evaluations by default use the built-in reporting messaging service. To suppress this messaging service, use the -assert quiet compile-time switch.

• Do not use assertion switches controlling the simulations, such as:

```
-assert finish_maxfail and -assert
global maxfail
```

The use of these switches terminates the simulation only from an assertion perspective, irrespective of the testbench status. If you want to integrate assertion evaluation with the complete testbench environment, you must avoid using them.

2

## **SVA Basic Checkers**

This chapter contains 31checkers. All checkers, except assert\_proposition, are triggered at the positive edge of a triggering signal or expression clk.

The values of all actual signals or expressions in the ports of the checkers are sampled just before the positive edge of clk. Therefore, any pulses happening on the signals / expressions between consecutive positive edges of clk are not observed by the checkers.

Moreover, whenever an edge of a signal / expression on a port of a checker other than the clock is used in the checker, it is the sampled form of the edge as detected by looking at two consecutive samples of the signal.

The checker assert\_proposition monitors an expression at all times and triggers at the falling edge of the test\_expr.

## **Checker Descriptions**

This section provides syntax and descriptions, and examples for all SVA checkers. Note that each checker example is followed by an example of the checker written in the alternative name-based format.

## assert\_always

The assert\_always checker continuously monitors <code>test\_expr</code> at every positive edge of clock, <code>clk</code>. It verifies that <code>test\_expr</code> will always evaluate true. If test\_expr evaluates to false, the assertion will fire (that is, an error condition will be detected in the code.) The <code>test\_expr</code> can be any valid Verilog expression

## **Syntax**

## **Arguments**

test expr

Expression being verified at the positive edge of c1k.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property cover_always indicates that the test_expr was
asserted when enabled by reset n.
```

## Example

```
'define ASSERT_ON
'define COVER_ON
```

```
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk) begin
    if (reset n == 0 \mid | count >= 9)
        count <= 1'b0;
    else
        count <= count + 1;</pre>
end
assert_always //coverage_level_1 = 7 level 1
#(0, 0, "ERROR: count not within 0 and 9", 0, 15, 0, 0)
valid count
(clk, reset n, (count >= 4'b0000) && (count <= 4'b1001));
endmodule
```

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_always #(.severity_level(0),.options(0),
   .msg("ERROR: count not within 0 and 9"),.category(0),
   .coverage_level_1(15),.coverage_level_2(0),
   .coverage_level_3(0))
valid_count (.clk(clk),.reset_n(reset_n),
   .test expr((count >= 4'b0000) && (count <= 4'b1001));</pre>
```

## assert\_always\_on\_edge

The checker continuously monitors the <code>test\_expr</code> at every specified edge of the sampling\_event. <code>test\_expr</code> should always evaluate true at the <code>sampling\_event</code>. If <code>test\_expr</code> evaluates to false the assertion will fire.

Note that the transition on the sampling event is as determined by sampling <code>sampling event</code> at two consecutive clock ticks.

### **Syntax**

### **Arguments**

edge type

Selects the transition for sampling event.

```
0 - no edge (default)1 - positive edge2 - negative edge3 - any edge
```

Note that the transition is as determined by samplingsampling\_event at two consecutive clock ticks.

```
sampling event
```

Expression defines when to evaluate *test\_expr*. Transition of sampling\_event are selected by *edge type*.

```
test expr
```

Expression being verified at the positive edge of clk AND if sampling event matches transition selected by edge type.

### **Coverage Modes**

cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
 Cover property cover\_always\_on\_edge indicates that the
 test\_expr was asserted on the specified edge of
 sampling event.

### **Example**

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk, sig;
child CH (reset n, clk, sig);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    sig = 0;
    #40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
always #40 sig = ~sig;
endmodule
module child (reset n, clk, sig);
input reset n, clk, sig;
reg [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk) begin
    if (reset n == 0 \mid \mid count >= 9)
        count <= 1'b0;
    else
        count <= count + 1;</pre>
```

end

```
assert_always_on_edge
#(0, 1, 0, "ERROR: count not within 0 and 9", 0, 15, 0, 0)

valid_always_on_edge
  (clk, reset_n, sig,
       (count >= 4'b0000) && (count <= 4'b1001));
endmodule</pre>
```

### Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_always_on_edge ##(.severity_level(0),
  .options(0),.msg("ERROR: count not within 0 and 9"),
  .category(0),.coverage_level_1(15),.coverage_level_2(0),
  .coverage_level_3(0))
valid_always_on_edge (.clk(clk),.reset_n(reset_n),
  .test_expr((count >= 4'b0000) && (count <= 4'b1001));</pre>
```

## assert\_change

Change assert\_change checker continuously monitors the start\_event at every positive edge of the clock. When start\_event is true, the checker ensures that the expression, test\_expr changes values on a clock edge at some point within the next num\_cks number of clocks. This assertion will fire upon a violation.

### **Syntax**

### **Arguments**

width

Width of the expression, test expr. Default = 1.

num cks

Number of clocks for  $test\_expr$  to change its value before an error is triggered after  $start\_event$  is asserted. Default = 1.

flag

- 0 Ignore any start\_event assertion after the first one has been detected. Default = 0.
- 1 Re-start monitoring test\_expr, if start\_event is asserted in any subsequent clock while monitoring test expr.
- 2 Issue an error if an asserted start\_event occurs in any clock cycles while monitoring test\_expr.

```
start event
```

Starting event that triggers monitoring of the test\_expr.

```
test expr
```

Expression or variable being verified at the positive edge of c1k.

### **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
   Cover property cover\_change indicates that the exp changed
   within num\_cks.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1)
  Cover property cover\_start\_event indicates that the
  start event occurred.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)
  Cover point observed\_delay indicates which delays within from
  start event were observed at least once.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
   Cover property cover\_overlapping\_start\_events indicates that
   the start\_event occured while there was another evaluation
   attempt in progress.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)
   Cover property cover\_change\_after\_1\_clk indicates that the
   test\_expr changed value at the next clock tick after
   start\_event.
- cov\_level\_3\_2 (bit 2 set in coverage\_level\_3)
   Cover property cover\_change\_after\_num\_cks indicates that the
   test\_expr changed value at num\_clk clock ticks after
   start\_event.

## Example

'define ASSERT\_ON 'define COVER\_ON module testbench;

```
reg reset_n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #1000 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset_n, clk);
input reset n, clk;
reg start;
reg [3:0] expr;
integer count;
initial $monitor ("count = %d start = %b expr = %b \n",
count, start, expr);
always @(posedge clk)
begin
     if (reset n == 0)
     begin
         start <= 0;
         expr <= 4'b0000;
         count <= 0;
     end
     else
         count <= count + 1;</pre>
    if (count == 3 | count == 4 | count == 5 | count ==
6 | count == 7 | count == 8 | count == 9)
         expr <= 4'b0110;
     else
         expr <= expr + 1;
```

```
if (count == 4)
    start <= 1;
else
    start <= 0;
end

//Coverage levels 1 and 2 enabled
assert_change #(0, 4, 4, 0, 0, "ERROR: expr value did not change in the specified number of clock cycles after start_event", 0, 15, 15, 0)
valid_change (clk, reset_n, start, expr);</pre>
```

endmodule

### Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_change #(.severity_level(0),.width(4),.num_cks(4),
   .flag(0),.options(0),.msg("ERROR: expr value did not change
in the specified number of clock cycles after
   start_event"),.category(0),.coverage_level_1(15),
   .coverage_level_2(15),.coverage_level_3(0))
valid_change(.clk(clk),.reset_n(reset_n),
   .start_event(start_event),.test_expr(test_expr));
```

## assert\_cycle\_sequence

This checker verifies the following conditions:

- When necessary\_condition = 0, if all num\_cks-1 first events of a sequence (event\_sequence[num\_cks-1:1]) are true, the last sequence (event\_sequence[0]) should follow.
- When necessary\_condition = 1, if the first event of a sequence (event\_sequence[num\_cks-1]) is true, then all the remaining event sequence[num\_cks-2:0] events should follow.

### **Syntax**

### **Arguments**

num clks

The width of the event\_sequence (number of clock cycles of the event\_sequence) that must be valid. Otherwise, an assertion will fire. Should be num cks > 1.

```
necessary condition
```

Either 1 or 0. The default is 0.

```
event sequence
```

A verilog concatenation expression, where each bit represents an event.

## **Coverage Modes:**

```
cov level 1 0 (bit 0 set in coverage level 1) :
```

Cover property, <code>cover\_cycle\_sequence\_antecedent\_match</code>, indicates that the antecedent part of the sequence matched (i.e., the checker was triggered).

```
cov_level_1_1 (bit 1 set in coverage_level_1) :
   Cover property, cover_cycle_sequence, indicates that the
   complete sequence occurred.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3) :
   Cover property, cover_sequence_slice[i,] indicates that the
   sequence matched at least till the 'i'-th boolean expression.
```

### **Example**

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #100 \text{ reset n} = 1;
    #980 $finish;
end
always #50 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg e1, e2, e3, e4, e5;
req [3:0] count;
initial $monitor ("count = %d e1 = %b e2 = %b e3 = %b e4 =
```

```
%b e5 = %b \n", count, e1, e2, e3, e4, e5);
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        count <= 4'b0000;
        e1 <= 0;
        e2 <= 0;
        e3 <= 0;
        e4 <= 0;
        e5 <= 0;
    end
    else
        count <= count + 1;</pre>
    case(count)
        4'b0001: e1 <= 1;
        4'b0010: e2 <= 1;
        4'b0011: e3 <= 1;
        4'b0100: e4 <= 1;
        4'b0101: e5 <= 1;
    endcase
end
//Coverage level 1 enabled by default
assert cycle sequence
#(0, 5, 1, 0, "ERROR: event sequence did not complete")
valid seq (clk, reset n, {e1,e2,e3,e4,e5});
endmodule
```

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_cycle_sequence #(.severity_level(0),.num_cks(5),
   necessary_condition(1),.options(0),
   .msg("ERROR: event sequence did not complete"))
valid_seq (.clk(clk),.reset_n(reset_n),
```

.event\_sequence{e1,e2,e3,e4,e5});

# assert decrement

The assert\_decrement checker continuously monitors the  $test_{expr}$  at every positive edge of the clock signal, clk. It checks that the  $test_{expr}$  will never decrease by anything other than the value specified by value. The  $test_{expr}$  can be any valid Verilog. The check will not start until the first clock tick after  $reset_{n}$  is asserted.

# **Syntax**

#### **Arguments**

width

Width of test expr with default value of 1.

value

Maximum decrement value allowed for  $test\_expr$  with default value of 1.

```
test expr
```

Expression being verified at the positive edge of clk.

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
   Cover property, cover_of_test_expr_change, indicates that
   test_expr changed value.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2) :
   Cover point, cover_observed_decrement indicates all the
   observed decrement values of the test_expr when it changes.
```

cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
 Cover property, cover\_decrement\_eq\_to\_value, indicates that
 the reduction in test\_expr was exactly equal to the value
 parameter.

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
        count <= 4'b1111;</pre>
    else
        count <= count - 2;
end
```

```
//Coverage level 1 enabled
assert_decrement
#(0, 4, 2, 0, "ERROR: count has decreased beyond allowable
limit ")
valid_count_decrease (clk, reset_n, count);
endmodule
```

```
assert_decrement #(.severity_level(0),.width(4),.value(4),
   .options(0),.msg("ERROR: count has decreased
   beyond allowable limit "))
valid_count_decrease(.clk(clk),.reset_n(reset_n),
   .start_event(start_event),.count(count));
```

## assert delta

The assert\_delta checker continuously monitors the  $test_expr$  at every positive edge of clock signal, clk. It verifies that  $test_expr$  will never change value by anything less than min and anything more than max value. The  $test_expr$  can be any valid Verilog expression. The check will not start until the first clock after reset n is asserted.

# **Syntax**

#### **Arguments**

width

Width of  $test_{expr}$  with default value of 1. However, with the value of 1 the assertion cannot fail and a warning is issued at time 0. The default is set to 1 for compatibility with OVL

min

Minimum changed value allowed for  $test\_expr$  in two consecutive clocks of clk. Default = 1.

max

Maximum changed value allowed for test\_expr in two consecutive clocks of clk. Default = 1.

test\_expr

Expression being verified at the positive edge of clk.

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property, cover_test_expr_change, indicates that the
test expr has changed value.
```

```
cov_level_1_1 (bit 1 set in coverage_level_1)
Cover property, cover_delta, indicates that test_expr changed
value within the min:max range.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
Cover point, observed_delta, reports the observed delta values
that occured at least once on a value change in the test_expr.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3)
   Cover property, cover_delta_eq_to_min, indicates that the delta
   value was exactly equal to the specified min value when the
   test expr changed value.
```

```
cov_level_3_1 (bit 1 set in coverage_level_3) :
   Cover property, cover_delta_eq_to_max, indicates that the delta
   value was exactly equal to the specified max value when the
   test expr changed value.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;

child CH (reset_n, clk);

initial begin
    $vcdpluson;
    clk = 0;
    reset_n = 0;
    #40 reset_n = 1;
    #980 $finish;
end

always #20 clk = ~clk;
endmodule
```

```
module child(reset n, clk);
input reset n, clk;
reg [7:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
        count <= 8'b11111111;</pre>
    else
        count <= count - 2;
end
//Coverage level 3 enabled
assert delta
#(0, 8, 2, 4, 0, "ERROR: count has decreased by greater than
the max (4) or less than the min (2) limit", 0, 0, 0, 15)
valid delta (clk, reset n, count);
endmodule
```

```
assert_delta
#(.severity_level(0),.width(8),.min(2),.max(4),
   .options(0),.msg("ERROR: count has decreased by greater
   than the max (4) or less than the min (2) limit"),
   .category(0), .coverage_level_1(0), .coverage_level_2(0),
   .coverage_level_3(15))
valid_delta(.clk(clk),.reset_n(reset_n),.count(count));
```

# assert\_even\_parity

The assert\_even\_parity checker continuously monitors the  $test_expr$  at every positive edge of the clock signal, clk. It verifies that  $test_expr$  will always have an even number of bits asserted.

#### **Syntax**

#### **Arguments**

width

Width of the monitored expression test expr.

test expr

Expression being verified at the positive edge of c1k.

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property cover_test_expr_change indicates that the
test_expr_changed value.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;
child CH (reset_n, clk);
initial begin
    $vcdpluson;
    clk = 0;
```

```
reset n = 0;
    #40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
endmodule.
module child(reset n, clk);
input reset n, clk;
req [7:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
        count <= 8'b11111111;</pre>
    else
        count <= count << 2;</pre>
end
//Coverage level 1 enabled by default
assert even parity // no cover selected
#(0, 8, 0, "ERROR: count has odd number of bits asserted")
valid count even (clk, reset n, count);
```

endmodule

# Name-based Example

```
assert_even_parity #(.severity_level(0),.width(8),
   .opotions(0),.msg("ERROR: ccount has odd number of bits
asserted"))
valid_count_even(.clk(clk),.reset_n(reset_n),
   .count(count));
```

# assert\_fifo\_index

The assert\_fifo\_index checker ensures that the FIFO element (a) never overflows and underflows (b) allows/disallows simultaneous push and pop.

#### **Syntax**

#### **Arguments**

depth

Depth of the FIFO, default 1. It should never be set to 0, otherwise an assertion will fire.

```
push width
```

Width of the push signal, default 1.

```
pop width
```

Width of the pop signal, default 1.

options

Currently, the only supported option is options=1, which defines the assertion is an assumption for formal tools.

If bit 1 of options is set (i.e., option &2 != 0) then simultaneous push and pop operations are disallowed in the same clock cycle. (Note that multiple pushes or pops are allowed always, provided that push width, resp. pop width, is greater than 1.)

push

The value of push indicates the number of writes that are occurring on that particular clock cycle. The <code>push\_width</code> defines the width of the <code>push</code> expression. By default, only a single write can be performed on a particular clock cycle.

pop

The value of pop indicates the number of reads that are occurring on that particular clock cycle. The  $pop\_width$  defines the width of the pop expression. By default, only a single read can be performed on a particular clock cycle.

#### **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1) :
   Cover property, cover\_nb\_of\_push\_operations, indicates that
   push was greater than 0.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1) :
   Cover property, cover\_nb\_of\_pop\_operations, indicates that pop
   was greater than 0.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2) : Cover point, observed\_number\_of\_pushes, reports the observed value of simultaneous pushes ( i.e., the value of the push expression) that occurred at least once.
- cov\_level\_2\_1 (bit 1 set in coverage\_level\_2) :
   Cover point, observed\_number\_of\_pops, reports the observed
   value of simultaneous pops (i.e., the value of the expression
   push) that occurred at least once.
- cov\_level\_2\_2 (bit 2 set in coverage\_level\_2) :
   Cover point, observed\_outstanding\_contents, reports the
   observed value of outstanding contents in the FIFO that occured
   at least once.

```
cov level 3 0 (bit 0 set in coverage level 3) :
   Cover property, cover eq nb of simultaneous push pop,
   indicates that push == pop occurred simultaneously, when push
   and pop were not 0.
cov level 3 1 (bit 1 set in coverage level 3) :
   Cover property,
   cover eq nb of simultaneous push pop when empty,
   indicates that push == pop occurred simultaneously, when both
   push and pop were not 0 and the FIFO was empty.
cov level 3 2 (bit 2 set in coverage level 3) :
   Cover property,
   cover eq nb of simultaneous push pop when full, indicates
   that push == pop occurred simultaneously, when both push and
   pop were not 0 and the FIFO was full.
cov level 3 3 (bit 3 set in coverage level 3) :
   Cover property, cover nb of times empty reached on pop,
   indicates that the FIFO reached empty on a pop.
cov level 3 4 (bit 4 set in coverage level 3) :
   Cover property, cover nb of times full reached on push,
   indicates that the FIFO reached full on a push.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;
fifo FIFO (reset_n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
```

```
#40 reset_n = 1;
    #1000 $finish;
end
always #20 clk = ~clk;
endmodule
module fifo(reset n, clk);
input reset n, clk;
reg [3:0] fifo;
reg push sig, pop sig;
always @(posedge clk) #5 push sig = ~push sig;
always @(negedge clk) #45 pop sig = ~pop sig;
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        push sig <= 0;</pre>
        pop sig <= 1'b0;</pre>
        fifo <= 4'b0000;
    end
    if (push_sig)
    begin
        fifo <= fifo << 1;
        fifo <= fifo + 1;
        $display("time = %d fifo = %b push sig = %b \n",
$time, fifo, push sig);
    end
    if (pop sig)
    begin
        fifo <= fifo >> 1;
        display("time = %d fifo = %b pop sig = %b \n",
$time, fifo, pop sig);
    end
end
```

```
//Coverage level 1 enabled by default
assert_fifo_index
#(0, 4, 1, 1, 1, "ERROR: Overflow or Underflow in fifo")
invalid_fifo (clk, reset_n, push_sig, pop_sig);
endmodule
```

```
assert_fifo_index
#(.severity_level(0),.depth(4),.push_width(1),.
    pop_width(1), .options(1),.msg("ERROR: Overflow
    or Underflow in fifo"))
invalid_fifo(.clk(clk),.reset_n(reset_n),.count(count));
```

# assert frame

The assert\_frame checker validates proper cycle timing relationships between two events in the design. When a start\_event evaluates true, then the test\_expr must evaluate true within a minimum and maximum number of clock cycles.

#### **Syntax**

#### **Arguments**

min cks

Minimum number of clock cycles, within which the  $test\_expr$  should not become true. When  $min\_cks$  is 0 then  $test\_expr$  can occur at the same time as  $start\_event$  or after as controlled by max cks. Default = 0.

max cks

Maximum number of clock cycles, before which  $test\_expr$  must become true. This check will be disabled when  $max\_cks$  is not specified, i.e., when  $min\_cks > 0$  and  $max\_cks == 0$ . If both  $min\_cks$  and  $max\_cks$  are 0 then  $test\_expr$  must occur at the same time as there is a 0 to 1 transition on  $start\_event$ . Default = 0.

flaq

- 0 Ignores any asserted start\_event after the first one has been detected (default);
- 1 Re-start monitoring test\_expr if start\_event is asserted in any subsequent clock while monitoring test\_expr;

2 - Issue an error if an asserted <code>start\_event</code> occurs in any clock cycle while monitoring <code>test expr</code>.

start event

Starting event that triggers monitoring of the test\_expr. The start event is a cycle transition from 0 to 1.

test expr

Expression being verified at the positive edge of c1k.

#### **Coverage Modes**

cov\_level\_1\_0 (bit 0 set in coverage\_level\_1) :
 Cover property, cover\_start\_event, indicates that

the start event occured.

- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1) :
   Cover property, cover\_frame, indicates that the test\_expr
   became true within a minimum and maximum number of clock
   cycles after the occurrence of the start event.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2) :
   Cover point, observed\_delay, reports the observed delay from a
   rising start event to the subsequent rising test expr.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
   Cover property, cover\_overlapping\_start\_events, indicates
   that the start\_event occured while there was already an
   evaluation in progress.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3) :
   Cover property, cover\_frame\_exactly\_at\_min\_cks, indicates
   that the test\_expr became true exactly at min\_cks after
   start event occurred.

cov\_level\_3\_2 (bit 2 set in coverage\_level\_3) :
 Cover property, cover\_frame\_exactly\_at\_max\_cks, indicates
 that the test\_expr became true exactly at min\_cks after
 start event occurred.

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #1000 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg start, expr;
integer count;
initial $monitor ("count = %d start = %b expr = %b \n",
count, start, expr);
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        count <= 0;
        start <= 0;
```

```
expr <= 0;
end
else
    count <= count + 1;

if (count == 3)
    start <= 1;

if (count == 7)
    expr <= 1;
end

//Coverage level 2 enabled
assert_frame
#(0, 2, 4, 0, 1, "ERROR: expr is not true in the intended time window after start_event", 0, 0, 1, 0)
invalid_frame (clk, reset_n, start, expr);
endmodule</pre>
```

```
assert_frame
#(.severity_level(0),.min_cks(2),.max_cks(4),.flag(0),
    .options(1),.msg("ERROR: expr is not true in the
    intended time window after start_event"),
    .category(0), .coverage_level_1(0), .coverage_level_2(1),
    .coverage_level_3(0))
invalid_frame(.clk(clk),.reset_n(reset_n),
    .start_event(start),.test_expr(expr));
```

# assert\_handshake

The assert\_handshake checker continuously monitors the req and ack signals at every positive edge of the clock clk.

Note that both req and ack must go inactive (0) prior to starting a new cycle.

There are no defaults for this assertion; therefore, if you do not specify parameters, the corresponding assertion is not included. To activate one or more checks in the checker, the corresponding parameters should be specified with a non-zero value.

# **Syntax**

# **Arguments**

```
min ack cycle
```

Activate min\_ack\_cycle check if greater than default value of 0.

When this parameter is greater than 0, the assertion will ensure that an ack does not occur before  $min\_ack\_cycle$  clock ticks.

```
max ack cycle
```

Activate max\_ack\_cycle check if greater than default value of 0.

When this parameter is greater than 0, the assertion will ensure that an ack does not occur after  $max\_ack\_cycle$  clock ticks.

```
req drop
```

Activate  $req\_drop$  check if greater than default value of 0.

When this parameter is greater than 0, the assertion will ensure that req remains active until an ack is asserted.

```
deassert count
```

Activate <code>deassert\_count</code> if greater than default value of 0. When this parameter is greater than 0, the assertion will ensure that <code>req</code> becomes inactive (0) within <code>deassert\_count</code> clock ticks after <code>ack</code> is asserted.

```
max ack length
```

Activate max\_ack\_length check if greater than default value of 0.

When this parameter is greater than 0, the assertion will ensure that ack is not asserted for greater than  $max\_ack\_length$  clock cycles (that is, check for ack stuck active) and does not become inactive (0) within deassert count clocks after ack is asserted.

req

Signal that starts the transaction.

ack

Signal that terminates the transaction.

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
    Cover property, cover_nb_of_reqs, indicates that req was
    asserted.
```

```
cov_level_1_1 (bit 1 set in coverage_level_1) :
    Cover property, cover_nb_of_acks, indicates that ack was
    asserted.
```

```
cov_level_1_2 (bit 2 set in coverage_level_1)
   Cover property, cover_req_eventually_followed_by_ack,
   indicates that there was a req followed eventually by an ack.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)

Cover point, observed_delay_pos_req_pos_ack, records the delay between the arrival of a req and the subsequent arrival of an ack.
```

```
cov_level_2_1 (bit 1 set in coverage_level_2)

Cover point, observed_delay_pos_ack_neg_req, records the delay between arrival of an ack and the deassertion of the req.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3)

Cover property, cover_ack_exactly_after_min_ack_cycles, indicates that the observed latency between req and ack was equal to the specified ack_cycle value.
```

```
cov_level_3_1 (bit 1 set in coverage_level_3)

Cover property, cover_ack_exactly_after_max_ack_cycles, indicates that the observed latency between req and ack was equal to the specified ack_cycle value.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;

child CH (reset_n, clk);

initial begin
    $vcdpluson;
    clk = 0;
    reset_n = 0;
    #40 reset_n = 1;
    #1000 $finish;
end

always #20 clk = ~clk;
endmodule
```

```
module child(reset n, clk);
input reset_n, clk;
reg req, ack;
integer count;
initial monitor ("count = %d req = %b ack = %b \n", count,
req, ack);
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        req <= 0;
        ack <= 0;
        count <= 0;
    end
    else
        count <= count + 1;</pre>
    if (count == 4)
        req <= 1;
    if (count == 6)
        ack <= 1;
    if (count == 9)
        ack <= 0;
end
//Default coverage 1 enabled
assert handshake #(0, 3, 5, 0, 0, 3, 0,
"ERROR: handshake incorrect")
invalid handshake (clk, reset_n, req, ack);
endmodule
```

```
assert_handshake
#(.severity_level(0),.min_ack_cycle(3),.max_ack_cycle(5),
    .req_drop(0),.deassert_count(0),.max_ack_length(3),
    .options(0),.msg("ERROR: handshake incorrect"))
invalid_handshake(.clk(clk),.reset_n(reset_n),
    .req(req),.ack(ack));
```

# assert\_implication

The assert\_implication checker continuously monitors the antecedent\_expr. If it evaluates to true, then this checker will verify that the consequent expr is true.

When antecedent\_expr is evaluated to false, then consequent\_expr expression will not be checked at all and the implication is satisfied.

#### **Syntax**

# **Arguments**

```
antecedent_expr
```

Expression verified at the positive edge of c1k.

```
consequent expr
```

Expression verified if antecedent expr is true.

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
   Cover property cover_nb_of_antecedent_expr indicates that the
   antecedent_expr was asserted when enabled by reset_n

cov_level_1_1 (bit 1 set in coverage_level_1) :
   Cover property cover_implication indicates that the implication
   was non-vacuously covered when enabled by reset n.
```

```
'define ASSERT_ON
'define COVER ON
```

```
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #1000 $finish;
end
always #20 clk = \simclk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg expr1, expr2;
integer count;
initial $monitor ("count = %d expr1 = %b expr2 = %b \n",
count, expr1, expr2);
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        expr1 <= 0;
        expr2 <= 0;
        count <= 0;
    end
    else
        count <= count + 1;</pre>
    if (count == 4)
    begin
        expr1 <= 1;
        expr2 <= 1;
    end
```

```
end
//Coverage levels all disabled
assert_implication #(0, 0, "ERROR: implication violated",
0, 0)
invalid_handshake (clk, reset_n, expr1, expr2);
endmodule
```

```
assert_implication #(.severity_level(0),.options(0),
   .msg("ERROR: implication violated"),.category(0),
   .coverage_level_1(0))
invalid_handshake (.clk(clk),.reset_n(reset_n),
   .antecedent expr(expr1),.consequent expr(expr2));
```

# assert\_increment

The assert\_increment checker continuously monitors the  $test\_expr$  at every positive edge of the triggering event, clk. It verifies that  $test\_expr$  will never increase by anything other than the value specified by value. The  $test\_expr$  can be any valid Verilog expression. The check will not start until the first clock after the reset n is asserted.

# **Syntax**

#### **Arguments**

width

Width of test\_expr with default value of 1. However, with the value of 1 the assertion cannot fail and a warning is issued at time 0. The default is set to 1 for compatibility with OVL.

value

Maximum increment value allowed for  $test\_expr$  with default value of 1.

```
test expr
```

Expression being verified at the positive edge of c1k.

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property, cover_of_test_expr_change, indicates that the
   test_expr changed when enabled by reset_n.

cov_level_2_0 (bit 0 set in coverage_level_2)
```

Cover point, observed\_increment, records the increment value of test expr whenever the test expr changes.

cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
 Cover property, cover\_increment\_eq\_to\_value, indicates that
 the increment value of test\_expr was exactly equal to the
 specified value.

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
   #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
       count <= 4'b0000;
```

```
assert_increment #(.severity_level(0), width(4), value(4),
    .options(0), .msg("ERROR: count has increased beyond allowable
    limit"), .category(0), .coverage_level_1(0),
    .coverage_level_2(0), .coverage_level_3(1))
invalid_count_increase (.clk(clk), .reset_n(reset_n),
    .test_expr(count));
```

#### assert never

The assert\_never checker continuously monitors the  $test\_expr$  at every positive edge of the triggering event or clock clk. It verifies that  $test\_expr$  will never evaluate true. The  $test\_expr$  can be any valid Verilog expression. When  $test\_expr$  evaluates true, this checker will fail.

# **Syntax**

#### **Arguments**

test expr

Expression being verified at the positive edge of c1k.

#### **Notes**

 If the test\_expr contains any x or z values then the checkers is effectively disabled and the assertion

```
assert_never_contains_x_z_value will fire.
```

• There are no cover properties or cover groups in thie checker. Therefore the coverage-level\_i parameters are not provided.

```
'define ASSERT_ON
module testbench;
reg reset_n, clk;
child CH (reset_n, clk);
initial begin
    clk = 0;
    reset_n = 0;
    #40 reset_n = 1;
```

```
#980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
req [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0 || count <= 9)
        count <= 4'b1011;</pre>
    else
        count <= count + 1;</pre>
end
assert never #(0, 0, "ERROR: count within 0 and 9")
valid expr (clk, reset n,
  (count >= 4'b0000) && (count <= 4'b1001));
endmodule
```

```
assert_never #(.severity_level(0),.options(0),
  .msg("ERROR: count within 0 and 9"),
valid_expr (.clk(clk),.reset_n(reset_n),
  .test_expr((count >= 4'b0000) && (count <= 4'b1001));</pre>
```

#### assert next

The assert\_next checker validates proper cycle timing relationships between two events in the design. When a start\_event evaluates true, then the test\_expr must evaluate true exactly num\_cks number of clock cycles later.

This checker supports overlapping sequences. For example, if you assert that  $test\_expr$  will evaluate true exactly four cycles after  $start\_event$ , it is not necessary to wait until the sequence finishes before another sequence can begin.

#### **Syntax**

## **Arguments**

num cks

The number of clocks <code>test\_expr</code> must evaluate to true after <code>start\_event</code> is asserted.

check overlapping

If true, permits overlapping sequences. In other words, a new start\_event can occur (starting a new sequence in parallel) while the previous sequence continues.

only if

If true, a test\_expr can only evaluate true, if preceded num\_cks earlier by a start\_event. If test\_expr occurs without a start\_event, then an error is flagged.

start event

Starting event that triggers monitoring of the test expr.

```
test expr
```

Expression being verified at the positive edge of c1k.

#### **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
   Cover property, cover_start_event, indicates that the
    start_event occurred.

cov_level_1_1 (bit 1 set in coverage_level_1) :
   Cover property, cover_next, indicates that the test_expr became
   true exactly after num_cks from the start_event.

cov_level_3_0 (bit 0 set in coverage_level_3) :
   Cover property, cover_overlapping_start_events, indicates
   that a start_event occured while there was another evaluation
   in progress.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;

child CH (reset_n, clk);

initial begin
    $vcdpluson;
    clk = 0;
    reset_n = 0;
    #40 reset_n = 1;
    #1000 $finish;
end

always #20 clk = ~clk;
```

#### endmodule

```
module child(reset n, clk);
input reset n, clk;
reg start, expr;
integer count;
initial $monitor ("count = %d start = %b expr = %b\n",
count, start, expr);
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        start <= 0;
        expr <= 0;
        count <= 0;
    end
    else
        count <= count + 1;</pre>
    if (count == 4)
        start <= 1;
    else
        start <= 0;
    if (count == 8)
        expr <= 1;
    else
        expr <= 0;
end
//Cover property, cover start event at level 1 enabled
assert next #(0, 4, 0, 1, 0, "ERROR: expr is not true within
the specified number of clock cycles after start event", 0,
invalid next (clk, reset n, start, expr);
endmodule
```

```
assert_next #(.severity_level(0),num_cks(4),
  check_overlapping(0), only_if(1),.options(0),
  .msg("ERROR: expr is not true within the specified number of
  clock cycles after start_event"),.category(0),
  .coverage_level_1(1))
invalid_next (.clk(clk),.reset_n(reset_n),
  .start_event(start), .test_expr(expr));
```

# assert\_no\_overflow

The assert\_no\_overflow checker continuously monitors the  $test_expr$  at every positive edge of the triggering event or clock clk. This assertion verifies that a specified  $test_expr$  will never:

• Change value from a max value (default (2\*\*width) -1) to a value greater than max

or

• Change value from a max value (default (2\*\*width) -1) to a value less than or equal to a min value (default 0).

The test expr can be any valid Verilog expression.

#### **Syntax**

# **Arguments**

width

Width of the monitored expression test\_expr.

min

Minimum value sampled at clock (t+1) of c1k with default value of 0.

max

Maximum value sampled at clock ( $_t$ ) of clk with default value of (2\*\*width-1).

```
test expr
```

Expression being verified at the positive edge of c1k.

### **Coverage Modes**

```
Cover property, cover_nb_of_test_expr_changes, indicates that the test_expr changed value.

cov_level_2_0 (bit 0 set in coverage_level_2)
Cover point, cover_observed_value, reports all the values taken by test_expr

cov_level_3_0 (bit 0 set in coverage_level_3)
Cover property, cover_test_expr_reached_min_value, indicates that the test_expr reached the min parameter value.

cov_level_3_1 (bit 1 set in coverage_level_3)
Cover property, cover_test_expr_reached_max_value, indicates that the test_expr reached the max parameter value.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;
child CH (reset_n, clk);
initial begin
    clk = 0;
    reset_n = 0;
    #20 reset_n = 1;
    #980 $finish;
end
always #10 clk = ~clk;
```

```
module child(reset n, clk);
input reset n, clk;
reg [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
        count <= 4'b0011;
    if (count >= 4'b0010 && count <= 4'b1001)
    begin
        case(count)
            4'b0010: count <= 4'b1010;
            4'b0011: count <= 4'b1011;
            4'b0100: count <= 4'b1100;
            4'b0101: count <= 4'b1101;
            4'b0110: count <= 4'b1110;
            4'b0111: count <= 4'b1111;
            4'b1000: count <= 4'b0000;
            4'b1001: count <= 4'b0010;
       endcase
    end
    else
    begin
        case(count)
            4'b1010: count <= 4'b0011;
            4'b1011: count <= 4'b0100;
            4'b1100: count <= 4'b0101;
            4'b1101: count <= 4'b0110;
            4'b1110: count <= 4'b0111;
            4'b1111: count <= 4'b1000;
            4'b0000: count <= 4'b1001;
            4'b0001: count <= 4'b0010;
       endcase
    end
end
//Coverage level 1 enabled by default
```

```
assert_no_overflow #(0, 4, 2, 9, 0, "ERROR: count changed
from max (9) value to a value either > max (9) or <= min (2)")
value_overflow (clk, reset_n, count);
```

endmodule

### Name-based Example

```
assert_no_overflow #(.severity_level(0),.width(4),
   .min(2),.max(9),.options(0),.msg("ERROR:count
   changed from max (9) value to a value either > max (9)
   or <= min (2)"))
value_overflow(.clk(clk),.reset_n(reset_n),
   .test_expr(count));</pre>
```

# assert\_no\_transition

The assert\_no\_transition checker continuously monitors the  $test_expr$  variable at every positive edge of the triggering event, positive clk edge. When this variable evaluates to the value of  $start_state$ , the monitor ensures that  $test_expr$  will never transition to the value of  $next_state$ . The width parameter defines the size (that is, number of bits) of the  $test_expr$ .

## **Syntax**

### **Arguments**

width

Width of the monitored expression test expr.

test expr

Expression being verified at the positive edge of c1k.

start state

Triggering state of test expr.

next state

Invalid state for the machine represented by  $test\_expr$  when traversed from state  $start\_state$ . The value of  $next\_state$  at the time when  $test\_expr$  becomes equal to  $start\_state$  is that used for comparison with  $test\_expr$  even when  $test\_expression$  changes to a new value in subsequent cycles.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property, cover_nb_of_times_start_state_occured,
   indicates that test_expr was set to the value specified in
   start_state.

cov_level_2_0 (bit 0 set in coverage_level_2) :
   Cover point, observed_hold_time, records the number of clk
   cycles the test_expr remained in start_state before making a
   transition to another state other than next_state.
```

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    clk = 0;
   reset n = 0;
   #40 reset n = 1;
   #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [3:0] count, start, next;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
```

endmodule

## Name-based Example

```
assert_no_transition
#(.severity_level(0),.width(4),.options(0),
.msg("ERROR: count has reached the next state of 9 from the
start state of 3"), .category(0), .coverage_level_1(0),
.coverage_level_2(1),
transition_stop (.clk(clk),.reset_n(reset_n),
.test_expr((count),.start_state(start),.next_state(next));
```

# assert\_no\_underflow

The assert\_no\_underflow checker continuously monitors the  $test_expr$  at every positive edge of the triggering event or clock clk. This assertion verifies that  $test_expr$  will never:

 Change value from a min value (default = 0) to a value less than min,

or

Change to a value greater than or equal to max (default (2\*\*width) 1).

The test expr can be any valid Verilog expression.

## **Syntax**

# **Arguments**

width

Width of the monitored expression test expr.

min

Minimum value sampled at clock (t) of c1k with default value of 0.

max

Maximum value sampled at clock (t+1) of clk with default value of (2\*\*width - 1).

```
test expr
```

Expression being verified at the positive edge of c1k.

## **Coverage Modes**

```
Cover property, cover_nb_of_test_expr_changes, indicates that the test_expr changed when enabled by reset_n.

cov_level_2_0 (bit 0 set in coverage_level_2)
Cover point, observed_value, records the values taken by test_expr

cov_level_3_0 (bit 0 set in coverage_level_3)
Cover property, cover_test_expr_reached_min_value, indicates that the test_expr changed to value equal to min.

cov_level_3_1 (bit 1 set in coverage_level_3)
Cover property, cover_test_expr_reached_max_value, indicates that the test_expr changed to value equal to max.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;

child CH (reset_n, clk);

initial begin
    clk = 0;
    reset_n = 0;
    #40 reset_n = 1;
    #980 $finish;
end

always #20 clk = ~clk;
endmodule

module child(reset_n, clk);
input reset_n, clk;
```

```
reg [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
        count <= 4'b0011;
    if (count >= 4'b0010 && count <= 4'b1001)
    begin
        case(count)
            4'b0010: count <= 4'b0001;
            4'b0011: count <= 4'b1011;
            4'b0100: count <= 4'b1100;
            4'b0101: count <= 4'b1101;
            4'b0110: count <= 4'b1110;
            4'b0111: count <= 4'b1111;
            4'b1000: count <= 4'b0000;
            4'b1001: count <= 4'b0010;
       endcase
    end
    else
    begin
        case (count)
            4'b1010: count <= 4'b0011;
            4'b1011: count <= 4'b0100;
            4'b1100: count <= 4'b0101;
            4'b1101: count <= 4'b0110;
            4'b1110: count <= 4'b0111;
            4'b1111: count <= 4'b1000;
            4'b0000: count <= 4'b1001;
            4'b0001: count <= 4'b0010;
       endcase
    end
end
//Coverage level 3 enabled
assert no underflow #(0, 4, 2, 9, 0, "ERROR: count changed
from min (2) to a value either < min (2) or >= max (9)", 0,
0, 0, 0
value underflow (clk, reset n, count);
```

```
assert_no_underflow #(.severity_level(0),.width(4),
   .min(2),.max(9),.options(0),.msg("ERROR:count changed
from min (2) to a value either < min (2) or >= max (9) "),
   .category(0), .coverage_level_1(0),
   .coverage_level_2(0),.coverage_level_3(0))
value_underflow(.clk(clk),.reset_n(reset_n),
   .test_expr(count));
```

# assert\_odd\_parity

The assert\_odd\_parity checker monitors for odd number of '1's in  $test\_expr$  at every positive edge of the clock, clk. The  $test\_expr$  can be any valid Verilog expression.

## **Syntax**

## **Arguments**

width

Width of the monitored expression test expr.

test\_expr

Expression being verified at the positive edge of c1k.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property cover_test_expr_change indicates that the
test expr changed value.
```

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;
child CH (reset_n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
```

```
#40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [6:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        count <= 7'b1111111;</pre>
    end
    else
        count <= count << 1;</pre>
end
//There are 7 bits in test expr
//By default Level 1 //coverage is enabled
assert odd parity #(0, 7, 0,
  "ERROR: count does not have an odd number of bits asserted")
valid count odd (clk, reset_n, count);
endmodule
```

```
assert_odd_parity #(.severity_level(0),.width(7),
.options(0),.msg("ERROR:count does not have an odd number
of bits asserted"))
valid_count_odd(.clk(clk),.reset_n(reset_n),
```

.test\_expr(count));

## assert\_one\_cold

The assert\_one\_cold checker ensures that the variable, test\_expr, has only one bit low at any positive clock edge when the checker is configured for no inactive states.

The checker can also be configured to accept all bits equal to either 0 or 1 as the inactive level.

The test expr can be any valid Verilog expression.

### **Syntax**

## **Arguments**

width

Width of the monitored expression test expr.

inactive

Specifies the inactive state of test\_expr.

If *inactive* is set to 0, then this checker acts like a zero\_one\_cold checker (that is, the inactive state of *test\_expr* is all zeroes).

If *inactive* is set to 1, then this checker acts like a <code>one\_one\_cold</code> checker (that is, the inactive state is all ones).

The default value (that is, 2) specifies that there is no inactive state (that is, always one\_cold).

```
test_expr
```

Expression being verified at the positive edge of clk.

### **Coverage Modes**

```
Cov_level_1_0 (bit 0 set in coverage_level_1)

Cover property cover_test_expr_change indicates that the 
test_expr changed value.

cov_level_2_0 (bit 0 set in coverage_level_2)

Cover point bit_is_0_after_a_change reports which bit in 
test_expr was 0 at least once after a change of test_expr value.

cov_level_2_1 (bit 1 set in coverage_level_2)

Cover property cover_test_expr_with_all_1 indicates that the 
test_expr was all 1s. Enabled when inactive == 1.

cov_level_2_2 (bit 2 set in coverage_level_2)

Cover property cover_test_expr_with_all_0 indicates that the 
test_expr was all 0s. Enabled when inactive == 0.

cov_level_3_0 (bit 0 set in coverage_level_3)

Cover property cov_level_3[i].cover_test_expr_bit_is_0 
indicates that bit i of test_expr was 0 when test_expr changed
```

## **Example**

value.

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;
child CH (reset_n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset_n = 0;
    #40 reset_n = 1;
    #980 $finish;
end
```

```
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
req [7:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
        count <= 8'b11111110;</pre>
    else
        count <= ((count << 1) | {7'b0000000, count[7]});</pre>
end
//The check is done on count having 8 bits, inactive is 0
//Level 1 coverage is enabled by default.
assert one cold #(0, 8, 0, 0, "ERROR: count is not one-cold")
  invalid one cold (clk, reset n, count);
endmodule
```

```
assert_one_cold #(.severity_level(0),.width(8),
   .inactive(0),.options(0),.msg("ERROR: count is not one
   cold"))
invalid_one_cold(.clk(clk),.reset_n(reset_n),
   .test_expr(count));
```

## assert\_one\_hot

The assert\_one\_hot checker ensures that the variable, test\_expr, has only one bit set to 1 at any positive clock clk edge. The test expr can be any valid Verilog Expression.

## **Syntax**

## **Arguments**

width

Width of the monitored expression *test\_expr*.

```
test_expr
```

Expression being verified at the positive edge of c1k.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property cover_test_expr_change indicates that the
   test_expr changed value.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
Cover point cover_test_expr_bit_is_1 indicates which bit in
    test_expr was 1 at least once after a change of test_expr value.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3)

Cover property

test_expr_bit_is_1[i].cover_test_expr_bit_is_1 indicates

that bit i of test_expr was 1 when test_expr changed value.
```

```
'define ASSERT ON
```

```
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [7:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
        count <= 8'b00000001;
    else
        count <= ((count << 1) | {7'b0000000, count[7]});</pre>
end
//The width of count is 8 bits
//Coverage Level 1 is enabled by default.
assert one hot #(0, 8, 0, "ERROR: count is not one-hot")
invalid one hot (clk, reset n, count);
endmodule
```

```
assert_one_hot #(.severity_level(0),.width(8),
   .inactive(0),.options(0),.msg("ERROR:count is not
   one-hot"))
invalid_one_hot(.clk(clk),.reset_n(reset_n),
   .test expr(count));
```

# assert\_proposition

The assert\_proposition checker continuously monitors the <code>test\_expr</code>. Hence, this assertion is unlike <code>assert\_always</code>; that is, <code>test\_expr</code> is not being sampled by a clock. This <code>assert\_proposition</code> assertion verifies that <code>test\_expr</code> will always evaluate true. If <code>test\_expr</code> evaluates to false while <code>reset\_n</code> is 1, an assertion will fire (that is, an error condition will be detected in the code). The <code>test\_expr</code> can be any valid Verilog expression.

## **Syntax**

### **Arguments**

test\_expr

Expression being verified.

#### **Note**

There is no cover property or cover group in this checker. Therefore the coverage level i parameters are not provided.

```
'define ASSERT_ON
module testbench;
reg reset_n, clk, sig;
child CH (reset_n, sig);
initial begin
    clk = 0;
    reset_n = 0;
    sig = 0;
    #80 reset_n = 1;
```

```
#980 $finish;
end
always #20 clk = \simclk;
always #40 sig = ~sig;
endmodule
module child(reset n, sig);
input reset n, sig;
reg [3:0] count;
initial $monitor("time = %d count = %b \n", $time, count);
always @(sig)
begin
    if (reset_n == 0 | count >= 9)
        count <= 4'b0000;
    else
        count <= count + 1;</pre>
end
assert proposition
#(0, 0, "ERROR: count not within 3 and 9, both inclusive")
valid proposition
(reset n, (count >= 4'b0011) && (count <= 4'b1001));
endmodule
```

```
assert_proposition #(.severity_level(0),.property_type(0),
.msg("ERROR:count not within 3 and 9, both inclusive"),
valid_proposition(.reset_n(reset_n),
.test_expr(count >= 4'b0011) && (count <= 4'b1001));</pre>
```

## assert\_quiescent\_state

The assert\_quiescent\_state checker verifies that the value in the variable, state\_expr, is equal to the value specified by <code>check\_value</code> and optionally at the end of simulation using the macro <code>`ASSERT\_END\_OF\_SIMULATION</code>. Verification occurs when a sampled rising edge (as sampled by <code>clk</code>) is detected on <code>sample\_event</code>.

## **Syntax**

## **Arguments**

width

Width of the monitored expression state expr.

state expr

Expression being verified at the positive edge of c1k.

check value

Specifies value for state\_expr when quiescent. (i.e., a signal that holds the value to be compared with state\_expr when sample event is asserted).

sample event

Triggers the quiescent state check when a sampled rising edge is detected (as sampled by c1k).

```
`ASSERT END OF SIMULATION
```

This macro can be used to quiescent the state expression at the end of simulation. For example:

+define+ASSERT\_END\_OF\_SIMULATION=top.sim\_end
If this macro is associated with a signal it will trigger when this
signal raises (sampled transition by the clock).

### **Coverage Modes**

cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
 Cover property cover\_quiescent\_state indicates that the
 quiescent state was reached

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk, sig;
child CH (reset n, clk, sig);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    sig = 0;
    #80 \text{ reset n} = 1;
    #980 $finish;
end
always #20 clk = ~clk;
always #40 sig = ~sig;
endmodule
module child(reset n, clk, sig);
input reset n, clk, sig;
reg [3:0] count, value;
initial $monitor(" sig = %b count = %b \n", sig, count);
```

```
always @(posedge clk)
begin
    if (reset_n == 0)
    begin
        count <= 4'b0000;
        value <= 4'b0100;</pre>
    end
    else
        count <= count + 1;</pre>
    if (count >= 9)
        count <= 1'b0;
end
//Coverage level 1 enabled by default
assert quiescent state #(0, 4, 0, "ERROR: count not equal
to 4 when sampled on posedge of event sig")
valid q state (clk, reset n, count, value, sig);
endmodule
```

```
assert_quiescent_state #(.severity_level(0),.width(4),
  .property_type(0),.msg("ERROR:count not equal to 4 when
  sampled on posedge of event sig"))
valid_q_state(.clk(clk),.reset_n(reset_n),
  .state_expr(count),.check_value(value),
  .sample event(sig));
```

# assert\_range

The assert\_range checker continuously monitors the <code>test\_expr</code> at every positive edge of the triggering event, clk. The checker ensures that the value of <code>test\_expr</code> will always be within the <code>min</code> and <code>max</code> value range. The <code>min</code> and <code>max</code> should be a valid parameter and <code>min</code> must be less than or equal to <code>max</code>. The <code>test\_expr</code> can be any valid Verilog expression.

## **Syntax**

### **Arguments**

width

Width of the monitored expression test expr.

min

Minimum value allowed for range check. Default = 0.

 ${\tt max}$ 

Maximum value allowed for range check. Default = (2\*\*width - 1).

est expr

Expression being verified at the positive edge of c1k.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property, cover_nb_of_test_expr_changes, indicates that
the test expr changed value.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
   Cover point, cover_observed_value, reports all the values taken
by test_expr
```

cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
Coverproperty, cover\_test\_expr\_reached\_min\_value, indicates
that the test\_expr reached the min parameter value.

```
cov_level_3_1 (bit 1 set in coverage_level_3)
Coverproperty, cover_test_expr_reached_max_value, indicates
that the test expr reached the max parameter value.
```

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [3:0] count;
initial $monitor("count = %b \n", count);
always @(posedge clk)
begin
    if (reset n == 0)
```

```
begin
        count <= 4'b0010;
    end
    if (count >= 4'b0010 && count <= 4'b1001)
    begin
        case(count)
            4'b0010: count <= 4'b1010;
            4'b0011: count <= 4'b1011;
            4'b0100: count <= 4'b1100;
            4'b0101: count <= 4'b1101;
            4'b0110: count <= 4'b1110;
            4'b0111: count <= 4'b1111;
            4'b1000: count <= 4'b0000;
            4'b1001: count <= 4'b0001;
       endcase
    end
    else
    begin
        case(count)
            4'b1010: count <= 4'b0011;
            4'b1011: count <= 4'b0100;
            4'b1100: count <= 4'b0101;
            4'b1101: count <= 4'b0110;
            4'b1110: count <= 4'b0111;
            4'b1111: count <= 4'b1000;
            4'b0000: count <= 4'b1001;
            4'b0001: count <= 4'b0010;
       endcase
    end
end
//Coverage level 2 enabled
assert range
#(0, 4, 2, 9, 0, "ERROR: count not within 2 and 9", 0, 0, 1, 0)
valid range (clk, reset n, count);
endmodule
```

```
assert_range
#(.severity_level(0),.width(4),.min(2),.max(9),
   .options(0),.msg("ERROR: count not within 2 and 9"),
   .category(0), .coverage_level_1(0),
   .coverage_level_2(10), .coverage_level_3(0))
valid_range(.clk(clk),.reset_n(reset_n),.test_expr(count))
.
```

## assert\_time

The assert\_time checker continuously monitors the start\_expr. When this signal (or expression) evaluates true, the assertion monitor ensures that the test\_expr evaluates to true for the next num cks number of clocks.

## **Syntax**

## **Arguments**

num cks

The number of clocks <code>test\_expr</code> must evaluate to true after <code>start event</code> is asserted.

flag

- 0 Ignores any asserted start\_event after the first one has been detected (default);
- 1 Re-start monitoring test\_expr if start\_event is asserted in any subsequent clock while monitoring test expr;
- 2 Issue an error if an asserted start\_event occurs in any clock cycle while monitoring test\_expr.

```
start event
```

Starting event that triggers monitoring of the test\_expr.

```
test expr
```

Expression being verified at the positive edge of c1k.

### **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property cover_start_event indicates that there was a
   start_event asserted.

cov_level_1_1 (bit 1 set in coverage_level_1)
   Cover property cover_time indicates that there was a match.

cov_level_3_0 (bit 0 set in coverage_level_3)
   Cover property cover_overlapping_start_events indicates that there were overlapping start events.
```

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
   clk = 0;
   reset n = 0;
   #40 reset n = 1;
   #1000 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg start, expr;
integer count;
initial $monitor ("count = %d start = %b expr = %b \n",
```

```
count, start, expr);
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        start <= 0;
        expr <= 0;
        count <= 0;
    end
    else
        count <= count + 1;</pre>
    if (count == 4)
        start <= 1;
    else
        start <= 0;
     if (count == 4 | count == 5 | count == 6 | count == 7 | count == 8 | count == 9)
        expr <= 1;
    else
        expr <= 0;
end
//The time interval is 4 clock cycles
//Restart checking on start event
//Coverage levels 1 and 3 are enabled
assert time \#(0, 4, 1, 0,
    "ERROR: expr not true within 4 cycles after start",
     0, 15, 0, 15)
valid time (clk, reset n, start, expr);
The time interval is 4 clock cycles, restart checking on
start event and coverage levels 1 and 3 are enabled
* /
endmodule
```

```
assert_time #(.severity_level(0),.num_cks(4),
   .flag(1),.options(0),.msg("ERROR: expr not true
   within4 cycles after start"),.category(0),
   .coverage_level_1(15),.coverage_level_2(0),
   .coverage_level_3(15))
valid_time(.clk(clk),.reset_n(reset_n),
   .start_event(start),.test_expr(expr));
```

## assert transition

The assert\_transition checker continuously monitors the  $test_expr$  variable at every positive edge of the triggering event, clk. When  $test_expr$  evaluates to the value of  $start_state$ , the checker ensures that  $test_expr$  will always change to the value of  $next_state$ . The width parameter defines the size (that is, number of bits) of the  $test_expr$ .

## **Syntax**

### **Arguments**

width

Width of test expr with default value of 1.

```
test expr
```

State variable representing finite-state machine (FSM) being checked at the positive edge of *clk*.

```
start state
```

Triggering state of test\_expr. The start\_state value should be different from the next state value.

```
next state
```

Next valid state for machine represented by  $test\_expr$  when traversed from state start state.

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
```

Cover property, cover\_nb\_of\_times\_start\_state\_occured, indicates that the test\_expr entered the start\_state.

cov\_level\_1\_1 (bit 1 set in coverage\_level\_1)
 Cover property, cover\_nb\_of\_transitions, indicates that the
 test\_expr entered the start\_state and made a transition to the
 next\_state.

cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)

Cover point, observed\_hold\_time, reports the number of clk

cycles the test\_exprremained in the start\_state before making
a transition to the next\_state.

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset_n, clk);
initial begin
   clk = 0;
   reset n = 0;
   #40 reset n = 1;
   #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [3:0] count, start, next;
initial $monitor("count = %b \n", count);
```

```
always @(posedge clk)
begin
    if (reset n == 0)
    begin
        count <= 4'b0000;
        start <= 4'b0011;
        next <= 4'b1001;
    end
    else
        count <= count + 4'b0001;</pre>
    if (count == 4'b0011)
        count <= 4'b0111;
end
//Cover point cov level 1 1 enabled at level 1
assert transition #(0, 4, 0, "ERROR: count did not reach the
next state of 9 from the start state of 3", 0, 2, 0, 0)
valid transition (clk, reset n, count, start, next);
endmodule
```

```
assert_transition #(.severity_level(0), width(4),
  .property_type(0), .msg("ERROR: count did not reach the
  next state of 9 from the start state of 3"),.category(0),
  .coverage_level_1(2), .coverage_level_2(0),
  .coverage_level_3(0))
valid_transition (.clk(clk),.reset_n(reset_n),
  .test_expr(count),.start_state(start),
  .next_state(next));
```

# assert\_unchange

The assert\_unchange checker continuously monitors the start\_event at every positive edge of the triggering event, clk. When this signal (or expression) evaluates true, the checker ensures that the test\_expr will not change values within the next num\_cks number of clock cycles.

### **Syntax**

### **Arguments**

width

Width of the expression, test expr. Default = 1.

num cks

Number of clock cycles for  $test\_expr$  to change its value before an error is triggered after  $start\_event$  is asserted. Default = 1.

flag

- 0 Ignore any start\_event assertion after the first one has been detected. Default = 0.
- 1 Re-start monitoring test\_expr, if start\_event is asserted in any subsequent clock while monitoring test expr.
- 2 Issue an error if an asserted <code>start\_event</code> occurs in any clock cycles while monitoring <code>test\_expr</code>.

```
start event
```

Starting event that triggers monitoring of the test\_expr.

```
test expr
```

Expression or variable being verified at the positive edge of clk.

#### **Coverage Modes**

```
Cover property cover_start_event indicates that the start_event was asserted.

cov_level_1_1 (bit 1 set in coverage_level_1)
Cover property cover_unchange indicates that the test_expr remained stable the required time interval.

cov_level_3_0 (bit 0 set in coverage_level_3)
Cover property recover_unchange indicates the required time interval.
```

Cover property cover\_overlapping\_start\_events indicates that a start\_event occurred while a previously triggered evaluation attempt was still in progress.

### **Example**

```
module child(reset n, clk);
input reset n, clk;
reg start;
reg [3:0] expr;
integer count;
initial $monitor ("count = %d start = %b expr = %b \n",
count, start, expr);
always @(posedge clk)
    begin
    if (reset n == 0)
    begin
         start <= 0;
         expr <= 4'b0000;
         count <= 0;
    end
    else
         count <= count + 1;</pre>
    if (count == 3)
         start <= 1;
    else
         start <= 0;
    if (count == 3 | count == 4 | count == 5)
         expr <= 4'b0110;
    else
         expr <= expr + 1;
// Coverage Level 2 selected by default
assert unchange #(0, 4, 4, 1, 0, "ERROR:test_expr changed
within 4 clock cycles")
valid unchange (clk, reset n, start, expr);
endmodule
```

The value of expr should not change within 4 clock cycles after start. expr has 4 bits and flag = 1, i.e., RESET ON START is requested. Coverage Level 1 is enabled by default. Since expr changes changes after 3 clock cycles the assertion will fire.

## Name-based Example

```
assert_unchange #(.severity_level(0), width(4), num_cks(4),
  flag(1),.options(0), .msg("ERROR: test_expr changed
  within 4 clock cycles"))
valid_unchange (.clk(clk),.reset_n(reset_n),
  .start_event(start),.test_expr(expr));
```

### assert width

The assert\_width checker continuously monitors the test\_expr. When this signal (or expression) evaluates true, it ensures that the test\_expr evaluates to true for a specified minimum number of clock cycles and does not exceed a maximum number of clock cycles.

### **Syntax**

### **Arguments**

min cks

Specifies the minimum number of clock cycles where test\_expr should be true. If the test\_expr goes false before min\_cks, then an error occurs. The default value is 1.

max cks

Specifies the maximum number of clock cycles where <code>test\_expr</code> can be true. If set to 0, then there is no maximum check (any value is valid). If the <code>test\_expr</code> is true for more than <code>max\_cks</code>, then an error occurs. The default value is 1.

```
test expr
```

Expression being verified at the positive edge of c1k.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
   Cover property, cover_nb_of_test_expr_posedges, indicates
   that a postive edge was observed on the test_expr.
```

```
cov level 1 1 (bit 1 set in coverage level 1) :
```

Cover property, <code>cover\_width</code>, indicates that the <code>test\_expr</code> was asserted for a duration defined by the <code>min\_cks</code> and <code>max\_cks</code> parameters.

```
Cover point, cover_observed_hold_time, reports the observed numbers of clock cycles for which the test_expr was asserted.

cov_level_3_0 (bit 0 set in coverage_level_3):
    Cover property,
    cover_test_exp_change_exactly_after_min_cks, indicates that the test_expr was sampled deasserted after being asserted for exactly min_cks clock ticks.

cov_level_3_1 (bit 1 set in coverage_level_3):
    Cover property,
    cover_test_exp_change_exactly_after_max_cks, indicates that the test_expr was sampled deasserted after being asserted that the test_expr was sampled deasserted after being asserted
```

## Example

```
'define ASSERT_ON
'define COVER_ON
module testbench;
reg reset_n, clk;
child CH (reset_n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset_n = 0;
    #40 reset_n = 1;
    #1000 $finish;
end
always #20 clk = ~clk;
```

for exactly max cks clock ticks.

endmodule

```
module child(reset n, clk);
input reset n, clk;
reg expr;
integer count;
initial $monitor ("time = %d expr = %b, count = %d \n",
$time, expr, count);
always @(posedge clk)
begin
     if (reset n == 0)
     begin
         expr <= 0;
         count <= 0;
     end
     else
         count <= count + 1;</pre>
    if (count == 4 | count == 5 | count == 6 | count == 7)
         expr <= 1;
     else
         expr <= 0;
end
//Coverage is disabled on this instance
assert width #(0, 0, 4, 0, "ERROR: expr is not true for the
             specified number of clock cycles", 0, 0, 0, 0)
valid width (clk, reset n, expr);
endmodule
```

## Name-based Example

```
assert width #(.severity level(0), min cks(0), max cks(4),
```

```
.options(0), .msg("ERROR: expr is not true for the
specified number of clock cycles"),.category(0),
.coverage_level_1(0), .coverage_level_2(0),
.coverage_level_3(0))
valid_width (.clk(clk),.reset_n(reset_n),
.test expr(expr));
```

## assert\_win\_change

The assert\_win\_change checker continuously monitors the start\_event at every positive edge of the triggering event, clk. When this signal (or expression) evaluates true, it ensures that the test\_expr changes values prior to and including the end\_event.

### **Syntax**

### **Arguments**

width

Width of test\_expr with default value of 1.

start event

Starting event that triggers monitoring of the test expr

test expr

Expression being verified at the positive edge of clk.

end event

Event that terminates monitoring of a start event.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 is set in coverage_level_1)
   Cover property, cover_nb_of_start_events, indicates that the
   start_event was sampled high.
```

```
cov_level_1_1 (bit 1 is set in coverage_level_1)
   Cover property, cover_win_change, indicates that the test_expr
   changed value before and including the end_event.
```

cov\_level\_2\_0 (bit 0 is set in coverage\_level\_2)
Cover point, cover\_observed\_hold\_time, reports the numbers of
clock cycles for which the test\_expr remained unchanged after
the start\_event occurred.

```
cov_level_3_0 (bit 0 is set in coverage_level_3)
   Cover property,
```

cover\_test\_exp\_change\_exactly\_at\_end\_event, indicates that a change on the test\_expr was sampled at the same time as the end\_event occurred.

### **Example**

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #1000 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg start, expr, end event;
integer count;
initial $monitor ("expr = %b, start = %b end event = %b count
= %d \n", expr, start, end event, count);
```

```
always @(posedge clk)
begin
     if (reset n == 0)
     begin
         start <= 0;
         expr <= 0;
         end event <= 0;
         count <= 0;
     end
     else
         count <= count + 1;</pre>
     if (count == 4)
         start <= 1;
     else
         start <= 0;
     if (count == 7)
         expr = 1;
     if (count == 8)
         end event <= 1;
     else
         end event <= 0;
end
//Coverage level 1 enabled by default
assert win change #(0, 1, 0, "ERROR: expr did not change
                   even once between start and end events")
valid win change (clk, reset n, start, expr, end event);
endmodule
```

## Name-based Example

```
assert_win_change #(.severity_level(0), width(1),
    .options(0), .msg("ERROR: expr did not change even
    once between start and end events"))
```

```
valid_win_change (.clk(clk),.reset_n(reset_n),
   .start_event(start),.test_expr(expr));
```

## assert\_win\_unchange

The assert\_win\_unchange checker continuously monitors the start\_event at every positive edge of the triggering event, clk. When this signal (or expression) evaluates true, it ensures that the test\_expr will not change in value up to and including the end event.

## **Syntax**

### **Arguments**

width

Width of test expr with default value of 1.

start event

Starting event that triggers monitoring of the test\_expr

test expr

 $\overline{\text{Expression}}$  being verified at the positive edge of c1k.

end event

Event that terminates monitoring of a start\_event.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
    Cover property, cover_nb_of_start_events, indicates that
    start_event was asserted.

cov_level_1_1 (bit 1 set in coverage_level_1)
```

Cover property, <code>cover\_win\_unchange</code>, indicates that <code>test\_expr</code> remained stable for the duration between a <code>start\_event</code> and an <code>end\_event</code> including the arrival of <code>end\_event</code>.

- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)
   Cover point, observed\_end\_event\_time, records the number of
   clock cycles between a start\_event and the subsequent
   end\_event.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
   Cover property,
   cover\_test\_expr\_changes\_exactly\_after\_end\_event,
   indicates that the test expr changed at the clock tick just after

an end event.

## assert window

The assert\_window checker continuously monitors the start\_event at every positive clock edge clk. When the start\_event evaluates true, it ensures that the test\_expr evaluates true at every successive positive clock edge clk up to and including the end event expression.

Note: This assertion does not evaluate <code>test\_expr</code> on <code>start\_event</code>, it begins evaluating on the next positive clock edge <code>clk</code>.

## **Syntax**

## **Arguments**

```
start event
```

Starting event that triggers monitoring of the test\_expr

```
test expr
```

Expression being verified at the positive edge of clk.

```
end event
```

Event that terminates monitoring of a start\_event.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
    Cover property, cover_nb_of_start_events, indicates that
    start_event was asserted.

cov_level_1_1 (bit 1 set in coverage_level_1)
```

Cover property, cover\_window, indicates that test\_exprremained asserted for the duration between a start\_event and an end event including the arrival of end event.

```
cov_level_2_0 (bit 0 set in coverage_level_2)
   Cover point, observed_end_event_time, records the number of
   clock cycles between a start_event and the subsequent
   end_event.

cov_level_3_0 (bit 0 set in coverage_level_3)
   Cover property,
   cover_window_terminates_exactly_after_end_event,
   indicates that the test_expr was deasserted at the clock tick just
   after an end_event.
```

### **Example**

```
'define ASSERT ON
'define COVER ON
module testbench:
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #1000 $finish;
end
always #20 clk = ~clk;
endmodule.
module child(reset n, clk);
input reset n, clk;
```

```
reg start, expr, end_event;
integer count;
initial $monitor ("expr = %b, start = %b end event = %b count
= %d \n", expr, start, end_event, count);
always @(posedge clk)
begin
     if (reset n == 0)
     begin
         start <= 0;
         expr <= 0;
         end event <= 0;
         count <= 0;
     end
     else
         count <= count + 1;</pre>
     if (count == 4)
         start <= 1;
     else
         start <= 0;
     if ((count >= 5 && count <= 8))
         expr = 1;
     else
         expr = 0;
     if (count == 8)
         end event <= 1;
     else
         end event <= 0;
end
//Coverage level 3 enabled
assert window #(0, 1, "ERROR: expr did not remain true at
every clock edge between start and end events", 0, 0, 0, 1)
valid window (clk, reset n, start, expr, end event);
endmodule
```

### Name-based Example

```
assert_window #(.severity_level(0),.options(1),
  .msg("ERROR: expr did not remain true at every clock edge
between start and end events"),.category(0),
  .coverage_level_1(0), .coverage_level_2(0),
  .coverage_level_3(1))
valid_window (.clk(clk),.reset_n(reset_n),
  .start_event(start),.test_expr(expr),
  .end_event(end_event));
```

## assert\_zero\_one\_hot

The assert\_zero\_one\_hot checker continuously monitors the test\_expr at every positive edge of the triggering event, clk. It verifies that  $test_expr$  will have exactly one bit asserted or no bit asserted, otherwise, an assertion will fire (that is, an error condition will be detected in the code). The  $test_expr$  can be any valid Verilog expression.

## **Syntax**

### **Arguments**

width

Width of the monitored expression test expr.

```
test expr
```

Expression being verified at the positive edge of c1k.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property cover_test_expr_change indicates that the
   test_expr changed value.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
Cover property cover_test_expr_with_all_0 indicates that the
all 0 value occurred when test expr changed value.
```

```
cov_level_2_1 (bit 1 set in coverage_level_2)
   Cover point bit_is_1_after_a_change reports which bits in
   test expr were set to 1 at least once.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3)
   Cover property
   test_expr_bit_is_1[i].cover_test_expr_bit_is_1 indicates
   that bit i was 1 after change of value.
```

#### Example

```
'define ASSERT ON
'define COVER ON
module testbench;
reg reset n, clk;
child CH (reset n, clk);
initial begin
    $vcdpluson;
    clk = 0;
    reset n = 0;
    #40 reset n = 1;
    #980 $finish;
end
always #20 clk = ~clk;
endmodule
module child(reset n, clk);
input reset n, clk;
reg [7:0] count;
initial begin
    $monitor("count = %b \n", count);
end
always @(posedge clk)
begin
    if (reset n == 0 | count == 8'b00000000)
        count <= 8'b00000001;
    else
        count <= ((count << 1) | {7'b0, count[7]});</pre>
```

```
if (count == 8'b10000000)
          count <= 8'b00000000;
end

//The tested expression count is 8 bits wide.
//Coverage level 1 enabled by default
assert_zero_one_hot #(0, 8, 0, "ERROR: count is not one-hot")
valid_zero_one_hot (clk, reset_n, count);
endmodule</pre>
```

### Name-based Example

```
assert_zero_one_hot #(.severity_level(0),.width(8),
   .options(0),.msg("ERROR: count is not one-hot"))
valid_zero_one_hot (.clk(clk),.reset_n(reset_n),
   .test expr(count));
```

# 3

# **SVA Advanced Checkers**

The 2nd part of the checker library contains 22 checkers plus an sva\_std\_edge\_select.v file that contains an interface definition that is instantiated in all these new checkers and computes the appropriate clock edge.

The new checkers use the same controls as the SVL checkers in the previous chapter, but in addition they have a clock edge selection parameter, <code>edge expr</code>.

# **Checker Descriptions**

This section provides syntax and descriptions, and examples for all checkers.

## **Shared Syntax**

Many checkers share the same syntax elements. In addition to using severity\_level, reset\_n, clk, msg and  $coverage\_level\_i$ , where i = 1, 2, or 3, described in Chapter 1, the checkers in this chapter can select the active edge of the clock:

```
edge expr
```

Specifies the active edge for the clock signal (clk) in unit syntax. Use the following values to specify the edge type:

- posedge: 0 (the default)

- negedge: 1

If edge\_expr is not specified, it defaults to posedge.

## assert arbiter

Ensures that a resource arbiter provides grants to corresponding requests within min lat and max lat cycles.

The checks are not enabled unless  $reset_n$  evaluates true at the time of the request. The checks are performed on the active clk edge specification.

## **Syntax**

### **Arguments**

no\_chnl

The number of channels (bits) in requests and grants. Default = 2.

bw\_prio

The number of bits that are used to encode  $req_priority$ . Default = 1.

grant\_one\_chk

If true, then the unit will check to ensure that only one grant is issued per clock cycle. Default = 1.

req priority chk

If true, then this checker will ensure that grants are issued according to the priority indicated in the  $req_priority$  vector.  $req_priority_chk$ .  $req_priority_chk$  functions on top of any other scheme using  $arbitration_rule$ . That is, if priority and, say, FIFO is selected then first priority arbitration is applied and if multiple requests exist at the highest priority level, the final selection must satisfy the FIFO rule.

If  $req\_priority\_chk$  is 0 (disabled), then  $req\_priority$  is not taken into account in any of the other checks. However, the argument  $req\_priority$  must still have the correct dimension even though the actual values do not matter (e.g., pass vector of 0's). The  $req\_priority$  vector may be a design vector (i.e., not a constant array). However, while a request is being processed the  $req\_priority$  should not change, otherwise certain checks may produce incorrect results (success or failure). Default = 0.

arbitration rule

Selects which arbitration algorithm is verified among fairness, FIFO or least-recently used (LRU). It must be a compile-time constant.

```
arbitration_rule = 0 - no rule checked
arbitration_rule = 1 - fairness (round-robin)
arbitration_rule = 2 - FIFO
arbitration_rule = 3 - LRU
```

If fairness is selected, then this checker will ensure that no channel will be issued more than one grant while other channels have requests pending except if this is the only request at the highest  $req_priority$  when  $req_priority_chk$  is asserted.

If FIFO is selected, then this checker will ensure that grants are issued according to the order that their requests were received unless  $req_priority_chk$  is asserted which means that the FIFO check is performed only on requests of the current highest  $req_priority$ .

If LRU is selected, then this checker will ensure that grants are issued to the least recently granted request. If  $req\_priority\_chk$  is also asserted than LRU is applied to (simultaneous) highest priority requests. Note that initially, all requests are assumed to have happened equally in the past, so that the selection between them is arbitrary until granted at least once.

min lat

The minimum global grant latency. Default = 1.

If  $min_lat = 0$ , then grant is expected starting the same cycle as the request. Therefore, combinational arbiter is possible with both  $min_lat = 0$ .

If priority arbitration check is enabled, then  $min_{lat}$  should be 0 or 1 only.

#### Note:

min lat should never be less than zero.

#### max\_lat

The maximum global grant latency. Default = 0.

If max\_lat=0 and min\_lat>0, then grant is expected after min\_lat clock cycles. No maximum latency check will be performed.

If max\_lat > 0, then a persistent request is granted within max\_lat clock cycles. This check is useful in systems where a request is granted within a certain latency even in the presence of other requests.

If max\_lat < 0, then both maximum and minimum global grant latency check is disabled.

#### reqs

Requests signals as vectors.

Vector of size  $[no\_chn1-1:0]$  where the bits correspond to the corresponding channels in reqs. req is assumed to be 1 when active.

req priority

A [bw\_prio\*no\_chnl-1 : 0] bitvector of bw\_prio\*no\_chnl bits formed by concatenating non-negative integer req\_priority values corresponding to the request lines. The right-most bw\_prio bits in req\_priority corresponds to channel 0, etc. The req\_priority value 0 is the lowest req\_priority.

#### grants

Grants signals as vectors. Vector of size  $[no\_chnl-1:0]$  where the bits correspond to the corresponding channels in grants. Assumed to be 1 when active.

#### **Assumptions**

When  $req_priority_chk = 0$  it is assumed that the  $req_priority$  vector is set to all 0 values.

It is preferrable that  $min\_lat > 0$  when  $req\_priority\_chk = 0$ , i.e., combinational response is possible only in  $req\_priority$  - based arbitration.

A grant is expected to be one clock cycle wide, unless the grant is for more than one consecutive request.

It is assumed that a request holds asserted until granted. It is assumed that a request is removed on the clock tick the grant is sampled, unless another request is immediately asserted. Its removal before a grant causes the grant to be cancelled, and this does cancel the check for a grant.

#### Failure modes

Upon failure assertion assert\_arbiter\_one\_cycle\_gnt[i] will report <code>!grants[i]</code> as the failing expression meaning that in position <code>i</code> the grant signal was not deasserted on the next cycle.

Assertion assert\_arbiter\_req\_granted[i] will report failure when in position i the grant signal did not arrive within the specified latency.

Assertion assert\_arbiter\_granted\_only\_if\_req[i] will report failure when in position i the grant signal occurred without a request being asserted at the same time.

Assertion assert\_arbiter\_highest\_grant[i] will report failure when line i the granted request was not that of the highest req\_priority.

Assertion assert\_arbiter\_fifo\_chk[i][j] will report failure if on line j the grant was asserted before the grant on line i while the requests came in the opposite order.

Assertion assert\_arbiter\_two\_active[i][j], a failure means that although there were continuous requests on lines i and j, the grant on line i arrived twice without a grant on line j.

Assertion assert\_arbiter\_single\_grant will report failure there were more than one grant at the same time.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property cover_arbiter_req_granted indicates there
   were granted requests for each channel
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
   Cover property loop_A[i].cover_abandoned_reqindicates there
   were abandoned requests, for each channel
```

```
cov level 2 1 (bit 1 set in coverage level 2)
```

Cover point observed\_latency indicates which request-to-grant latency within the range min-max occurred at least once.

cov\_level\_2\_2 (bit 2 set in coverage\_level\_2) :
 Cover point, concurrent\_requests, reports which multiplicity of
 concurrent requests occurred. It is sampled when a grant to one
 of the requests is issued.

```
cov_level_3_0 (bit 1 set in coverage_level_3)
Cover property Cover property
cover_req_granted_exactly_after_min_lat indicates how
many times the req-to-grant latency was exactly equal to the
specified min lat value.
```

```
cov_level_3_1 (bit 2 set in coverage_level_3)
   Cover property
   loop_A[i].cover_req_granted_exactly_after_max_lat
   indicates how many times the req-to-grant latency was exactly
   equal to the specified max_lat_value.
```

## **Example**

The instance

There are 2 request and 2 grant lines, enabled all the time,  $req\_priority$  is 0 for channel 0 and 1 for channel 1, encoded over one bit;  $grant\_one\_chk=1$ ,  $req\_priority\_chk=1$ ,  $arbitration\_rule=0$ ,  $min\_lat=1$ ,  $max\_lat=5$ . Signals are sampled at posedge clk. The (optional) message is "arbiter failed" and it is output in addition to the standard simulator message. Coverage levels 1 and 2 are enabled.

### Name-based Example

```
assert_arbiter #(.severity_level(0),.no_chnl(2),
.bw_prio(1),.grant_one_chk(1),.req_priority_chk(1),
.arbitration_rule(0),.min_lat(1),.max_lat(5),
.edge_expr(0),.msg("arbiter failed"),.category(0),
.coverage_level_1(15),.coverage_level_2(15),
.coverage_level_3(0))
arbiter_inst (.clk(clk),.reset_n(1),.reqs(requests),
.req_priority(2'bl_0),.grants(grants));
```

## assert bits

Ensures that the value of exp has between min and max number of bits that are asserted or deasserted as indicated by the asserted flag. To specify a single number and not a range, use min = max.

## **Syntax**

#### **Arguments**

min

Minimum number of bits asserted or deasserted. Valid values of constant parameters: min, max must be non-negative integers. Default = 1.

max

Maximum number of bits asserted or deasserted. Valid values of constant parameters: min, max must be non-negative integers. Default = 1.

asserted

If deasserted evaluates true, then the check is to ensure that the specified number or range of bits in exp is 1. Otherwise, the check is to ensure the specified number or range of bits in exp is 0. Default = 1, meaning that the test is for bits set to 1.

exp\_bw

The number of bits in exp.

#### **Failure Modes**

Upon failure, if asserted = 1, then failure indicates that the number of bits set to 1 in exp was not in the interval [min, max], and if deasserted = 1, then failure indicates that the number of bits set to 0 was not in the specified interval.

### **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
   Cover property cover\_bits\_exp\_change indicates that the exp
   changed.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1)
  Cover property cover\_bits indicates that the number of bits
  asserted was within the min : max range.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
  Cover property cover\_min\_bits\_asserted indicates that the
  number of bits set was exactly equal to the specified min value.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)

  Cover property cover\_max\_bits\_asserted indicates the number of times the number of bits set was exactly equal to the specified max value.

## **Example**

This example verifies that exp of width 4 has between 1 and 3 bits set to 0. The checker is always enabled because  $reset_n$  is 1 and exp is sampled at posedge clk. Coverage levels 1 and 3 are enabled.

```
assert_bits #(0, 1, 3, 0, 4, 5 , "bits failed", 0, 15, 0, 15)
    bits_inst ( clk, 1, exp);
```

## Name-based Example

```
assert_bits #(.severity_level(0),.min(2),
   .max(3),.asserted(0),.exp_bw(4),.edge_expr(1),
   .msg("bits failed"),.category(0),.coverage_level_1(15),
   .coverage_level_2(0),.coverage_level_3(15))
bits_inst (.clk(clk),.reset_n(1),.exp(exp));
```

## assert code distance

Ensures that when exp changes, the number of bits that are different compared to exp2 are at least min but no more than max in number. The check is not enabled unless  $reset_n$  evaluates true. The check is performed on the active clk edge specification.

#### **Syntax**

#### **Arguments**

min

The minimum number of bits that are different (must be non-negative integer). min <= max. Default = 1.

max

The maximum number of bits that are different. Default = 1.

bw

The number of bits in exp and exp2. Default = 2.

exp

Signal being tested.

exp2

Signal that the signal under test (exp) is compared to.

#### **Failure Modes**

The assertion assert\_code\_distance will report failure when the expressions differ in more bits than the value of the max parameter or less than the min parameter.

### **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
  Cover property cover\_exp\_change indicates that the exp changed
  value.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1)

  Cover property cover\_code\_distance\_match indicates that the code distance was within the specified interval when exp changed.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)
  Cover point observed\_code\_distance reports which code
  distances occured at least once.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
  Cover property cover\_code\_distance\_eq\_to\_min indicates that
  the observed code distance was exactly equal to the specified min
  value.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)
   Cover property cover\_code\_distance\_eq\_to\_max indicates that
   the observed code distance was exactly equal to the specified max
   value.

## Example

```
assert_code_distance #(0, 1, 3, 4, 0, "bad code", 0, 15, 15, 15)
cd_inst ( clk, 1, exp1, exp2);
```

Reports failure when the number of different bits is not within the interval 1 to 3 at positive edge of c1k. exp1 and exp2 are 4 bits wide. Coverage levels 1, 2 and 3 are enabled.

## Name-based Example

```
assert_code_distance #(.severity_level(0),.min(1),
   .max(3),.bw(4),.edge_expr(0),.msg("bad code"),
   .category(0), .coverage_level_1(15),
   .coverage_level_2(15),.coverage_level_3(15))
cd inst (.clk(clk),.reset n(1),.exp(exp1),.exp2(exp2));
```

### assert\_data\_used

Ensures that data from src[sleft:sright] appears in dest[dleft:dright] within the window specified as start cycles from after the time trigger is asserted until finish number of cycles after trigger is asserted. The checks are not enabled unless  $reset_n$  evaluates true. The checks are performed on the active clk edge specification.

## **Syntax**

#### **Arguments**

sleft

The most significant bit of the source signal's (src) bit slice. Default = 1.

sleft - sright should be equal to dleft - dright otherwise some
bits would be lost or compared with 0

sright

The least significant bit of the source signal's (src) bit slice. Default = 0.

dleft

The most significant bit of the destination signal's (dest) bit slice. Default = 1.

dright

The least significant bit of the destination signal's (dest) bit slice. Default = 0.

Note: sleft - sright should be equal to dleft - dright; otherwise some bits would be lost or compared with 0

start

The number of cycles after the trigger signal (trigger) asserts to start the window. Default = 1.

Note that the specified number must be greater than or equal to 1.

finish

The number of cycles after the trigger signal (trigger) asserts to stop the window. Default = 1.

Note that the specified number must be greater than or equal to 0.

start = m, m>0, and finish = 0 means that the open-ended interval [m:\$] is to be used. Note that if this is the case, the assertion cannot be falsified.

trigger

Signal that triggers the start of the window.

src

Source signal.

dest

Destination signal.

#### **Failure Modes**

Upon failure the reported failing expression by the assertion sva\_data\_used is #[start:finish] (dest[dleft:dright] == sva\_v\_src\_value) where sva\_v\_src\_value is a variable that stores the original src value needed for the comparison.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property, cover_nb_of_times_trigger_asserted,
   indicates that trigger was asserted.
```

```
cov_level_1_1 (bit 1 set in coverage_level_1)
   Cover property, cover_data_used, indicates that the data from
   src[sleft:sright] appeared in dest[dleft:dright] within the
   specified window.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
Cover property, observed_delay, records the delay observed
between a trigger and the subsequent arrival of the data at
    dest[dleft:dright].
```

```
cov_level_3_0 (bit 0 set in coverage_level_3)
   Cover property,
```

cover\_data\_used\_exactly\_after\_start\_clk\_cycles, indicates that data arrived at <code>dest[dleft:dright]</code> start number of clock cycle after a <code>trigger</code> was asserted.

```
cov_level_3_1 (bit 1 set in coverage_level_3)
   Cover property,
   cover_data_used_exactly_after_finish_clk_cycles,
   indicates that data arrived at dest[dleft:dright]finish number
   of clock cycle after a trigger was asserted.
```

# **Example**

The transfer is triggered by the signal load, from data[15:3] to out\_reg[12:0], and it has to happen within 1 to 3 clock cycles. All 3 coverage levels are enabled.

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_data_used #(.severity_level(0),.sleft(15),
   .sright(3),.dleft(12),.dright(0),
   .start(1),.finish(3),.edge_expr(0),
   .msg("data not used"),.category(0),
   .coverage_level_1(15),.coverage_level_2(15),
   .coverage_level_3(15)
   data_used_inst (.clk(clk),.reset_n(1),.trigger(load),
   .src(data),.dest(out_reg));
```

## assert driven

Ensure that all bits of exp are driven (none are floating z or x). The check is not enabled unless  $reset_n$  evaluates true (1). The check is performed on the active clk edge specification.

## **Syntax**

## **Arguments**

bw

The number of bits in the signal being tested (exp). Default = 2.

exp

Signal being tested.

## **Coverage Mode**

```
cov_level_2_0 (bit 0 set in coverage_level_2)
Cover point, cover_observed_driven_X_or_Z, indicates which
bits were either x or z at any point of time during the simulation.
```

NOTE: Since the default coverage is always level 1, this coverage is not enabled by default! There is no coverage at level 1 and at level 3.

# **Example**

```
assert_driven #(0, 16, 1, "bad X or Z", 0, 1, 0)
driven_inst (clk, 1 , sig);
```

It will report a failure when at least one bit in the 16-bit bitvector exp was X or Z. Sampling is on negedge of clk due to edge\_expr = 1. Coverage statistics for the level 2 will be generated by default.

NOTE: When this checker is used with SV Compiler for formal tools, the assertion is removed because the tool uses only 2-state signal values (case equality === with 1'bx is not synthesizable).

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_driven #(.severity_level(0),.bw(16),
   .edge_expr(1),.msg("bad X or Z"),.category(0),
   .coverage_level_1(1),.coverage_level_2(0),
   .coverage_level_3(0))
driven_inst (.clk(clk),.reset_n(1),.exp(sig));
```

## assert\_dual\_clk\_fifo

Implements a checker for a dual-clock, single in- and single out-port queue.

## **Syntax**

#### **Arguments**

depth

The maximum number of elements in the queue. Default = 2. The specified depth can be at most  $2^{16}$ .

 ${\tt elem} \; {\tt sz}$ 

The size of queue elements in bits. Default = 1.

hi water mark

If  $hi\_water\_mark$  is a positive value, then the level of the fill of the queue after enqueue will be checked to see if  $hi\_water\_mark$  is exceeded. Once high water has been exceeded once, this check is disabled until the FIFO size decreases again to or below the mark. If  $hi\_water\_mark = 0$  then the high-water mark check is disabled and only overflow is checked, i.e., when the depth of the queue is exceeded (provided that  $oflow\_chk = 1$ ). Default = 0, check disabled.

eng lat

A compile-time non-negative integer constant that indicates the number of cycles between enq being asserted 1 and  $enq\_data$  being valid in the corresponding position. At that point all enqueue data is dropped and further checking is disabled until dequeue occurs. If an enqueue and dequeue happen simultaneously then no overflow is reported. Default = 0.

#### deq lat

The number of deq\_clk cycles between deq being asserted 1 and deq data being valid. Default = 0.

#### oflow chk

When an enq bit is asserted 1: If  $oflow\_chk$  evaluates true, ensures that queue does not overflow the max size given in depth. depth (maximum size = t 2\*\*16). Default = 1.

#### uflow chk

When a deq bit is asserted 1:if  $uflow_chk$  evaluates true, ensures that queue was not empty (underflow); if a dequeue on empty is detected, then the check is disabled until the next enqueue operation. Default = 1.

#### value chk

If  $value\_chk$  evaluates true, ensures  $deq\_data$  as selected by the same position as the highest priority deq bit is the same as that at the head of the queue. Default = 1.

#### eng edge expr

The active clock edge of enq\_clk. Default = 0.

#### deq edqe expr

The active clock edge of deq\_clk. Default = 0.

#### eng clk

Clock signal that synchronizes the enqueue side of the queue.

enq

When enq is asserted 1: If oflow\_chk evaluates true, ensures that queue does not overflow the max size given in depth. The specified depth can be at most 2\*\*16.

enq data

Data being enqueued.

deq clk

Clock signal that synchronizes dequeue side of the queue.

deq

Set to 1 when data is being dequeued.

deq data

Data being dequeued compared with the value at the head of the queue.

#### **Failure Modes**

Assertion assert\_fifo\_dcq\_overflow will report a failure when enq is issued while the FIFO is full.

Assertion assert\_fifo\_dcq\_underflow will report a failure when the dequeue command is issued and the FIFO is empty at that time.

Assertion assert\_fifo\_dcq\_value\_chk will report failure when there is a dequeue, the FIFO is not empty and the dequeued data does not match that on deq\_data port..

Assertion assert\_fifo\_dcq\_hi\_water\_chk will report a failure if the FIFO is filled above the high-water mark.

## **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
  Cover property cover\_number\_of\_enqs indicates that an enqueue
  occurred.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1) :
   Cover property, cover\_number\_of\_deqs, indicates that a dequeue
   occurred.
- cov\_level\_1\_2 (bit 2 set in coverage\_level\_1)
   Cover property cover\_enq\_followed\_eventually\_by\_deq
   indicates that an enqueue was followed later by a dequeue.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)
   Cover point observed\_outstanding\_contents indicates the fill
  levels reached at least once, sampled whenever the FIFO
   occupancy changed.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
  Cover property cover\_fifo\_hi\_water\_chk that the high water
  mark was reached on an enqueue.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)
   Cover property cover\_number\_of\_empty indicates that empty was
   reached on dequeue.
- cov\_level\_3\_2 (bit 2 set in coverage\_level\_3)
   Cover property cover\_number\_of\_full indicates that full was
   reached on enqueue.

# Example

It will reset the queue when  $reset_n$  is 0 (must cover at least one posedge (by default) eclk and one negedgedclk), the number of elements in the FIFO is 10, high-water mark is disabled by default, the data size is 16 bits, all checks (overflow, underflow and value) are enabled, there is only the default message. All 3 coverage levels are enabled.

## assert\_fifo

Implements a checker for a single-clock, single in- and single outport queue.

## **Syntax**

## **Arguments**

depth

The maximum number of elements in the queue. Default = 2. The specified depth can be at most  $2^{16}$ .

elem sz

 $\overline{\text{The}}$  size of queue elements in bits. Default = 1.

```
hi water mark
```

If  $hi\_water\_mark$  is a positive value, then the level of the fill of the queue after enqueue will be checked to see if  $hi\_water\_mark$  is exceeded. Once high water has been exceeded once, this check is disabled until the FIFO size decreases again to or below the mark. If  $hi\_water\_mark = 0$  then the high-water mark check is disabled and only overflow is checked, i.e., when the depth of the queue is exceeded (provided that  $oflow\_chk = 1$ ). Default = 0, check disabled.

enq lat

A compile-time non-negative integer constant that indicates the number of cycles between enq being asserted 1 and  $enq\_data$  being valid in the corresponding position. At that point all enqueue data is dropped and further checking is disabled until dequeue occurs. If an enqueue and dequeue happen simultaneously then no overflow is reported. Default = 0.

#### deq lat

The number of deq\_clk cycles between deq being asserted 1 and deq\_data being valid. Default = 0.

#### oflow chk

When an enq bit is asserted 1: If  $oflow\_chk$  evaluates true, ensures that queue does not overflow the max size given in depth. depth (maximum size = t 2\*\*16). Default = 1.

#### uflow chk

When a deq bit is asserted 1:if  $uflow_chk$  evaluates true, ensures that queue was not empty (underflow); if a dequeue on empty is detected, then the check is disabled until the next enqueue operation. Default = 1.

#### value chk

If  $value\_chk$  evaluates true, ensures  $deq\_data$  as selected by the same position as the highest priority deq bit is the same as that at the head of the queue. Default = 1.

#### pass thru

If an enqueue and dequeue operation happens simultaneously on an empty queue, then the behavior depends on the *pass\_thru* parameter (it must be a compile-time constant):

If  $pass\_thru = 0$  then the dequeue happens before enqueue, hence the empty condition is detected and reported and an underflow (provided that  $uflow\_chk = 1$ ). If  $value\_chk = 1$  then the value check fails. Default = 0.

If pass\_thru = 1 then it is assumed that enqueue happens first and the data is immediately dequeued and compared with deq\_data if value\_chk is enabled. Also, there is no underflow error reported.

If an enqueue and a dequeue operation happen simultaneously on a full queue then no overflow is reported and the new element is enqueued while the element at the head of the queue is dequeued without changing the size of the queue.

enq

When enq is asserted 1: If  $oflow\_chk$  evaluates true, ensures that queue does not overflow the max size given in depth. The specified depth can be at most  $2^{**}16$ .

eng data

Data being enqueued.

dea

Set to 1 when data is being dequeued. When deq is asserted 1: If  $uflow_chk$  evaluates true, ensures that queue was not empty (underflow). If a dequeue on empty is detected then the check is disabled until the next enqueue operation.

deg data

Data being dequeued.

#### Failure Modes.

Assertion assert\_fifo\_overflow will report a failure when enq is issued while the FIFO is full.

Assertion assert\_fifo\_underflow will report a failure when the deq command is issued delayed by deq\_lat and the FIFO is empty at that time (and no simultaneous enq with pass\_thru is enabled).

Assertion assert\_fifo\_value\_chk will report (sva\_v\_q[sva\_v\_head\_ptr] == deq\_data)) as the failing expression when there is a dequeue and the FIFO is not empty and the data does not correspond to the expected value. It will report (enq\_data == deq\_data) as the failing expression if there is a dequeue and pass\_thru is enabled (=1), otherwise if there is a dequeue on an empty FIFO it is a failure.

Assertion assert\_fifo\_hi\_water\_chk will report a failure if the FIFO fill crosses the high-water mark.

## **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property cover_number_of_enqs indicates that there was
an enqueue operation.
```

```
cov_level_1_1 (bit 1 set in coverage_level_1)
   Cover property cover_number_of_deqs indicates that there was
   a dequeue operation.
```

```
cov_level_1_2 (bit 2 set in coverage_level_1)
Cover property cover_simultaneous_enq_deq indicates the
number of simultaneous enqueue and dequeue operations.
```

```
cov level 1 3 (bit 3 set in coverage level 1)
```

Cover property <code>cover\_enq\_followed\_eventually\_by\_deq</code> matches whenever there is an enqueue followed eventually by a dequeue.

- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)
  Cover point observed\_outstanding\_contents reports which
  FIFO fill levels have been reached at least once.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
  Cover property cover\_fifo\_hi\_water\_chk indicates that the high
  water mark was reached on an enqueue.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)

  Cover property cover\_simultaneous\_enq\_deq\_when\_empty
  indicates that there were simultaneous enqueue and dequeue
  operations on an empty queue.
- cov\_level\_3\_2 (bit 2 set in coverage\_level\_3)
   Cover poperty cover\_simultaneous\_enq\_deq\_when\_full
  indicates that there were simultaneous enqueue and dequeue
  operations on a full queue.
- cov\_level\_3\_3 (bit 3 set in coverage\_level\_3)
   Cover property cover\_number\_of\_empty indicates that empty was
   reached on dequeue.
- cov\_level\_3\_4 (bit 4 set in coverage\_level\_3)
  Cover property cover\_number\_of\_full indicates that full was
  reached on enqueue.

## **Example:**

A FIFO is initialized anytime reset is 1 (synchronously with posedge clk). There are up to 10 elements in the FIFO, the size of the data is 16 bits,  $high\_water$  mark is by default 0 (disabled),  $data\_in$  is enqueued when enqueue is 1 with no latency,  $data\_out$  must be equal to that at the head of the FIFO when dequeue is 1 with latency, and overflow, underflow and value checks are enabled with pass through when empty is allowed. All 3 coverage levels are enabled.

## assert hold value

Ensure that exp remains at value for min to max number of cycles. That is, it must stay at value for min cycles, then it may change and after max cycles it must change to some other value. bw is the bit width of exp.

The check is not enabled unless  $reset_n$  evaluates true (1). The check is performed on the active clk edge specification and is triggered by a value change of exp to value.

min = max = 0 means that exp will change every cycle (i.e., keeps the value for one cycle).

```
min = max = 1 means that exp will keep value for two cycles.
```

A value min > 0 and max = 0 is interpreted as the open-ended interval [min:S].

## **Syntax**

## **Arguments**

min

Minimum number of clock cycles to hold the value. Default = 0.

max

Maximum number of clock cycles to hold the value. Default = 0.

For an open-ended interval [min ...], set max equal to zero and min to greater than zero.

bw

The number of bits in the signal being tested (exp). Default = 2.

exp

Expression or signal being tested.

value

Value to hold by exp.

#### **Failure Modes**

The assertion assert\_hold\_value will report failure if exp does not hold the value for at least min+1 clock ticks or if it does not change from value at max+1 clock ticks at the latest.

#### **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
   Cover property, cover_nb_of_exp_changes, indicates that the exp
   changed value.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2) : Cover point, observed_hold_time, reports the observed number of clock cycles during which exp was held at value triggered whenever there was a transition on exp to value.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3) :
   Cover property, cover_hold_value_for_min_clks, indicates that
   the exp was held exactly equal to value for the specified min_clks.
```

```
cov_level_3_1 (bit 1 set in coverage_level_3) :
   Cover property, cover_hold_value_for_max_clks, indicates that
   the exp was held exactly equal to value for the specified max_clks.
```

# **Example**

```
assert_hold_value #(0, 3, 0, 4, 1,
"hold value error",0,15,15,0)
```

```
hold_value_inst ( clk, 1, sig, 4'h5);
```

A failure is reported if sig did not stay at 5 for at least 4 clock ticks. Since max = 0 there cannot be a failure on sig not changing from the value of 5 because the interval [3:0] is translated into the openended interval [3:\$].

All Level\_1 and Level\_2 coverages are enabled.

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_hold_value #(.severity_level(0),.min(3),
.max(0),.bw(4),.edge_expr(1),.msg("hold_value_error"),
.category(0), .coverage_level_1(15),
.coverage_level_2(15),.coverage_level_3(0))
hold_value_inst (.clk(clk),.reset_n(1),.exp(sig),
.value(4'h5));
```

## assert\_memory\_async

Ensures the integrity of an asynchronous memory contents and accesses.

## **Syntax**

## **Arguments**

data bits

Number of bits in the data. Default = 1.

addr bits

Number of bits in the addresses. Default = 1.

mem sz

The number of words in the memory. Default = 2. The end\_addr - start addr + 1 must be less than or equal to mem sz.

addr chk

If 1, checks that address is valid. Default = 1.

init chk

If 1, checks that addresses read have been previously written. Default = 1.

conflict chk

If 1, checks that simultaneous reading and writing of the same address does not occur. Default = 0.

This check should only be enabled when rclk = wclk. When the two clocks are different the conflict check does not make much sense.

pass thru

Specifies behavior when read and write happen at the same time on the same address. If 0, read gets the old data before the write. If 1, read gets the new data after the write. Default = 0.

read1 chk

If 1, checks that an address has at most one read between writes. Default = 0.

write1 chk

If 1, checks that an address is read at least once before it is overwritten. Default = 0.

value chk

If 1, checks that the value read from an address is the value that was written to that address. Default = 0.

w edge expr

The active clock edge of wclk . Default = 0, operation is indicated by negative edge.

r edge expr

The active clock edge of rclk. Default = 0, operation is indicated by negative edge.

start addr

Starting address of the memory.

end\_addr

Ending address of the memory.

ren

Read enable.

raddr

Read address.

rdata

Read data.

wen

Write enable.

waddr

Write address.

wdata

Write data.

### Note the following:

- When addr\_chk evaluates true, ensures that start\_addr ≤ raddr ≤ end\_addr as sampled by the negedge of ren, and that start\_addr ≤ waddr ≤ end\_addr as sampled by the negedge of wen.
- There is thus no clock other than the ren and wen signals that indicate when each operation is to take place by their falling edges (i.e., it is assumed that they are positive pulses). This is the behavior when r\_edge\_expr (resp. w\_edge\_expr) is 0. When r\_edge\_expr is 1 (resp. w\_edge\_expr), the ren (resp. wen) signal is complemented and the positive edge of the (negative) pulse is used.
- Whenever the port reset\_n is 0, it disables reading and writing to the memory.

- All other checks apply only if the address is valid. Therefore, we recommend that <code>addr\_chk</code> be enabled.
- When init\_chk evaluates true, ensures that addresses read Separate read and write port RAMs are naturally supported. For single port R/W RAMs, simply associated the same actuals with the appropriate parameters.
- the sampling is by negedge of ren (wen) if r\_edge\_expr (w\_edge\_expr) is 0 and by posedge of ren (wen) if r\_edge\_expr (w\_edge\_expr) is 1...

#### **Failure Modes**

Assertion assert\_memory\_async\_init will report failure when the location was not initialized before reading as determined by negedge of ren if  $r_edge_expr$  is 0 and by posedge of ren if  $r_edge_expr$  is 1..

Assertion assert\_memory\_async\_waddr\_chk will report failure when the write address was not within the limits just before negedge of wen.

if w edge expr is 0 and by posedge of wen if w edge expr is 1.

if  $r_{edge\_expr}$  (w\_edge\_expr) is 0 and by posedge of ren (wen) if  $r_{edge\_expr}$  (w\_edge\_expr) is 1.

Assertion assert\_memory\_async\_raddr\_chk will report failure when the write address was not within the limits just before negedge of ren if  $r_edge_expr$  is 0 and by posedge of ren if  $r_edge_expr$  is 1.

Assertion assert\_memory\_read1\_chk will report failure when the variables recording reads and writes indicated the same state as sampled by negedge of ren. Hence, there was more than one read between writes.

Assertion assert\_memory\_async\_write1\_chk will report failure if after the memory location was initialized the location was not read before the next write as sampled by negedg wen if w\_edge\_expr is 0 and by posedge of wen if w\_edge\_expr is 1.

Assertion assert\_memory\_async\_val\_chk will report failure if there is a disagreement between the value in the design rdata and that stored in the memory mirror as sampled by negedge of ren if  $r_edge_expr$  is 0 and by posedge of ren if  $r_edge_expr$  is 1.

The ren and wen signals are qualified by  $reset_n$ , i.e., no read or write takes place if  $reset_n$  is asserted low (0).

## **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1) :
   Coverproperty, cover\_number\_of\_reads, indicates that there was
   a read operation to any address.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1) :
   Cover property, cover\_number\_of\_writes, indicates that there
   was a write operations to any address.
- cov\_level\_1\_2 (bit 2 set in coverage\_level\_1) :
   Cover property, write\_followed\_by\_read, indicates that there
   was a write followed by a read to the same address.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2) :
   Cover point, read, reports which addresses within the range
  [start addr : end addr] were read at least once.

- cov\_level\_2\_1 (bit 1 set in coverage\_level\_2) :
   Cover point, write, reports which addresses within the range
  [start\_addr : end\_addr] were written at least once.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
   Cover property,
  - cover\_two\_or\_more\_writes\_without\_intervening\_read, indicates that two writes occurred to the same (any) address without an intervening read operation to that address.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3) :
   Cover property,
  - cover\_two\_or\_more\_reads\_without\_intervening\_write, indicates that two reads occurred to the same (any) address without an intervening write operation to that address.
- cov\_level\_3\_2 (bit 2 set in coverage\_level\_3) :
   Cover property, read\_to\_start\_addr, indicates that a read
   operation occurred to the address start addr.
- cov\_level\_3\_3 (bit 3 set in coverage\_level\_3)
  Cover property, write\_to\_start\_addr, indicates that a write
  operation occurred to the address start\_addr.
- cov\_level\_3\_4 (bit 4 set in coverage\_level\_3) :
   Cover property, read\_to\_end\_addr, indicates that a read
   operation occurred to the address end addr.
- cov\_level\_3\_5 (bit 5 set in coverage\_level\_3) :
   Cover property, write\_to\_end\_addr, indicates that a write
   operation occurred to the address end\_addr.
- cov\_level\_3\_6 (bit 6 set in coverage\_level\_3) :
   Cover property, write\_followed\_by\_read\_to\_start\_addr, that
   there was a write operation followed by a read to the address
   start addr.

```
cov_level_3_7 (bit 7 set in coverage_level_3) :
   Cover property, write_followed_by_read_to_end_addr,
   indicates that there was a write operation followed by a read to
   the address end addr.
```

## **Example**

Memory accesses are to be checked with data and address width of 16 bits. The low address bound is 0, the high address bound is 16'h0fff, the memory size is 2\*\*12 = 16'h1000. addr\_chk, init\_chk, read1\_chk, write1\_chk and value\_chk are enabled. The default message is output upon failure. reset\_n is 1, hence always enabled. Category is 0 by default. Since both w\_edge\_expr and r\_edge\_expr parameters are 0 by default, positive ren and wen pulses are assumed. Coverage Level 1 is enabled by default (all cover properties).

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_memory_async #(.severity_level(0),.data_bits(16),
    .addr_bits(16),.mem_sz(16'h1000),.addr_chk(1),
    .init_chk10),.read1_chk(1),.write1_chk(1),
    .value_chk(1))
mem_inst (.reset_n(1'b1),.start_addr(16'h0000),
    .end_addr(16'h0fff),.ren(ren),.raddr(addr),
    .rdata(rdata),.wen(wen),.waddr(addr),.wdata(wdata));
```

## assert\_memory\_sync

Ensures the integrity of a synchronous memory contents and accesses.

## **Syntax**

## **Arguments**

```
data bits
```

Number of bits in the data. Default = 1.

```
addr bits
```

Number of bits in the addresses. Default = 1.

```
mem sz
```

The number of words in the memory. Default = 2. The end\_addr - start\_addr + 1 must be less than or equal to mem\_sz.

addr chk

If 1, checks that address is valid. Default = 1.

init chk

If 1, checks that addresses read have been previously written. Default = 1.

```
conflict chk
```

If 1, checks that simultaneous reading and writing of the same address does not occur. Default = 0.

This check should only be enabled when rclk == wclk. When the two clocks are different the conflict check does not make much sense.

pass thru

Specifies behavior when read and write happen at the same time on the same address. If 0, read gets the old data before the write. If 1, read gets the new data after the write. Default = 0.

read1 chk

If 1, checks that an address has at most one read between writes. Default = 0.

write1 chk

If 1, checks that an address is read at least once before it is overwritten. Default = 0.

value chk

If 1, checks that the value read from an address is the value that was written to that address. Default = 0.

w edge expr

The active clock edge of wclk. Default = 0.

r\_edge\_expr

The active clock edge of rclk. Default = 0.

start addr

Starting address of the memory.

end addr

Ending address of the memory.

ren

Read enable.

raddr

Read address.

rclk

Read clock.

rdata

Read data.

wen

Write enable.

waddr

Write address.

wclk

Write clock.

wdata

Write data.

When addr\_chk evaluates true, ensures that start\_addr \le raddr \le end\_addr when ren is true, and that start\_addr \le waddr \le end\_addr when wen is true. All other checks apply only if the address is valid. Therefore, we recommend that addr\_chk be enabled.

When init\_chk evaluates true, ensures that addresses read have been previously written.

When value\_chk evaluates true, ensures that the value read from an address is the value that was written to that address.

A read/write conflict occurs when a read operation occurs simultaneous with a write operation on the same address. When a conflict occurs, a read is assumed to happen before a write in the same cycle.

When  $conflict\_chk$  evaluates true, ensures that simultaneous reading and writing of the same address does not occur. This check should only be enabled when rclk == wclk. When the two clocks are different the conflict check does not make much sense.

The pass\_thru specification defines the behavior of the memory when a read and write occur simultaneously on the same address. When pass\_thru = 0 then the read operation obtains the old data (before the write takes place). If pass\_thru = 1, then the read operation gets the new value written in memory. Note that this option has effect only when value\_chk or init\_chk are enabled. Furthermore, pass\_thru should only be enabled when rclk = wclk and conflict\_chk = 0.

When read1\_chk evaluates true, ensures that an address has at most one read in between writes.

When write1\_chk evaluates true, ensures that an address is read at least once before it is over-written by different data.

Separate read and write port RAMs are naturally supported. For single-port R/W RAMs, simply associate the same actuals with the appropriate parameters. For single clock synchronous RAMs, provide the same clock edge parameter for both rclk and wclk.

The parameters data\_bits = number of bits in the data, addr\_bits = number of bits in the addresses, start\_addr = first address, end\_addr = last address, and mem\_sz = number of words, are

compile-time constant values which describe the layout of the memory. Note that end\_addr - start\_addr + 1 must be less than or equal to mem sz.

#### **Failure Modes**

Assertion assert\_mem\_init will report failure when the memory word was not initialized before reading and there was no simultaneous read and write with pass through allowed.

Assertion assert\_mem\_waddr\_chk will report failure when the write address was not within the limits when wen was asserted.

Assertion assert\_mem\_raddr\_chk will report failure when the read address was not within the limits when ren was asserted.

Assertion assert\_mem\_conflict\_chk will report failure when wen and ren were asserted simultaneously and the write and read addresses were the same sampled by the write clock wclk.

Assertion assert\_mem\_read1\_chk will report failure when at the time of failure the sva variables recording reads and writes indicated the same state. Hence there was more than one read between writes

Assertion assert\_mem\_write1\_chk will report failure when after a memory location was initialized, neither the location was read before the next write nor there was a simultaneous read and write (as sampled by the write clock wclk) with pass thru disabled.

Assertion  $assert_mem_val_chk$  will report failure when pass through is allowed and read and write happen at the same time (as sampled by the read clock rclk) to the same address and the data are not equal.

## **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
  Cover property cover\_number\_of\_reads indicates that a read
  operation occurred to any address.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1)
  Cover property cover\_number\_of\_writes indicates that a write
  operation occurred to any address.
- cov\_level\_1\_2 (bit 2 set in coverage\_level\_1)
  Cover property write\_followed\_by\_read indicates that a write
  was followed by a read to the same address.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)
  Cover point read indicates which addresses within the range
  start\_addr: end\_addr have been read at least once.
- cov\_level\_2\_1 (bit 1 set in coverage\_level\_2)
  Cover point write indicates which addresses within the range
  start\_addr:end\_addr have been written at least once.
- cov\_level\_2\_2 (bit 2 set in coverage\_level\_2)
  Cover point delay\_from\_read\_to\_write reports which delays
  were observed at least once from the last read in a sequence of
  reads to the nearest subsequent write.
- cov\_level\_2\_3 (bit 3 set in coverage\_level\_2)
  Cover point delay\_from\_write\_to\_read reports which delays
  were observed at least once from the last write in a sequence of
  writes to the nearest subsequent read.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)

## Cover property

cover\_two\_or\_more\_writes\_without\_intervening\_read indicates that two writes occurred to the same (any) address without an intervening read operation to that address.

cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)
 Cover property

cover\_two\_or\_more\_reads\_without\_intervening\_write indicates that two reads occurred to the same (any) address without an intervening write operation to that address.

- cov\_level\_3\_2 (bit 2 set in coverage\_level\_3)
   Cover property simultaneous\_read\_and\_write\_to\_same\_addr
   indicates that there were (quasi)simultaneous read and write
   operations to the same (any) address as seen by the read clock
   rclk.
- cov\_level\_3\_3 (bit 3 set in coverage\_level\_3)
   Cover property

simultaneous\_read\_and\_write\_to\_different\_addr indicates that there were (quasi)simultaneous read and write operations to different addresses as seen by the read clock rclk.

- cov\_level\_3\_4 (bit 4 set in coverage\_level\_3)
  Cover property read\_to\_start\_addr indicates that read
  operations occurred to the address start addr.
- cov\_level\_3\_5 (bit 5 set in coverage\_level\_3)
  Cover property write\_to\_start\_addr indicates that operations
  occurred to the address start addr.
- cov\_level\_3\_6 (bit 6 set in coverage\_level\_3)
  Cover property read\_to\_end\_addr indicates that read operations
  occurred to the address end addr.

- cov\_level\_3\_7 (bit 7 set in coverage\_level\_3)
  Cover property write\_to\_end\_addr indicates that write
   operations occurred to the address end\_addr.
- cov\_level\_3\_8 (bit 8 set in coverage\_level\_3)
   Cover property write\_followed\_by\_read\_to\_start\_addr
   indicates that a write operation was followed by a read to the
   address start\_addr.
- cov\_level\_3\_9 (bit 9 set in coverage\_level\_3)
   Coverproperty write\_followed\_by\_read\_to\_end\_addrindicates
   that a write operation was followed by a read to the address
   end\_addr.

#### **Example**

Memory accesses are to be checked with data and address width of 16 bits, the low address bound is 0, the high address bound is 16'h0fff, the memory size is 2\*\*12 = 16'h1000, the same clock is used for read and write, sampling by posedge in both cases (by default), addr\_chk and init\_chk are enabled by default, conflict\_chk and pass\_thru are enabled, read1\_chk and write1\_chk are disabled by default, and value\_chk is enabled. The default message is output upon failure. By default coverage Level 1 is enabled.

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert memory sync #(.severity level(1), .data bits(16),
```

```
.addr_bits(16), .mem_sz(16'h1000),.addr_chk(1),
.init_chk(1), .conflict_chk(1),.pass_thru(1),
.read1_chk(0), .write1_chk(0), .value_chk(1))
mem_inst (.start_addr(16'h0000), .end_addr(16'h0fff),
.ren(ren), .raddr(addr), .rclk(clk), .rdata(rdata),
.wen(wen), .waddr(addr), .wclk(clk), .wdata(wdata));
```

# assert\_multiport\_fifo

Implements a checker for a single-clock, multi-port in and multiportout queue.

## **Syntax**

```
assert_multiport_fifo [#(severity_level, depth, elem_sz, no_ports, hi_water_mark, enq_lat, deq_lat, oflow_chk, uflow_chk, value_chk, pass_thru, edge_expr, msg, category, coverage_level_1, coverage_level_2, coverage_level_3)]
inst_name (clk, reset_n, enq, enq_data, deq, deq_data);
```

## **Arguments**

depth

The maximum number of elements in the queue. Default = 2. The specified depth can be at most  $2^{16}$ . Default = 2.

elem sz

The size of queue elements in bits. Default = 1.

no ports

Number of ports. Default = 2.

hi water mark

If hi\_water\_mark is a positive value, then the level of the fill of the queue after enqueue will be checked to see if hi\_water\_mark is exceeded. Once high water has been reached once, this check is disabled until the FIFO size decreases again to or below the mark. If hi\_water\_mark = 0 then the high-water mark check is disabled and only overflow is checked, i.e., when the depth of the queue is exceeded (provided that oflow\_chk = 1). Default = 0.

enq lat

A compile-time non-negative integer constant that indicates the number of cycles between enq being asserted 1 and  $enq\_data$  being valid in the corresponding position. At that point all enqueue data is dropped and further checking is disabled until dequeue occurs. If an enqueue and dequeue happen simultaneously then no overflow is reported. Default = 0.

### deq lat

The number of deq\_clk cycles between deq being asserted 1 and deq\_data being valid. Default = 0.

### oflow chk

When an enq bit is asserted 1: If  $oflow\_chk$  evaluates true, ensures that queue does not overflow the max size given in depth. depth (maximum size = t 2\*\*16). Default = 1.

### uflow chk

When a deq bit is asserted 1:if  $uflow_chk$  evaluates true, ensures that queue was not empty (underflow); if a dequeue on empty is detected, then the check is disabled until the next enqueue operation. Default = 1.

#### value chk

If  $value\_chk$  evaluates true, ensures  $deq\_data$  as selected by the same position as the highest priority deq bit is the same as that at the head of the queue. Default = 1.

#### pass thru

If an enqueue and dequeue operation happens simultaneously on an empty queue, then the behavior depends on the *pass\_thru* parameter (it must be a compile-time constant):

If  $pass\_thru = 0$  then the dequeue happens before enqueue, hence the empty condition is detected and reported and an underflow (provided that  $uflow\_chk = 1$ ). If  $value\_chk = 1$  then the value check fails. Default = 0.

If pass\_thru = 1 then it is assumed that enqueue happens first and the data is immediately dequeued and compared with deq\_data if value\_chk is enabled. Also, there is no underflow error reported.

If an enqueue and a dequeue operation happen simultaneously on a full queue then no overflow is reported and the new element is enqueued while the element at the head of the queue is dequeued without changing the size of the queue.

### enq and deq

Bit vectors of equal size  $no\_ports$ . Each pair of corresponding bits in these vectors defines the enqueue and dequeue signals for a port. Their priority is such the bit 0 is the lowest priority, the highest order bit  $no\_ports-1$  is the highest priority. That is, the enqueue port and the dequeue port of the highest priority are processed at every c1k tick.

#### enq data

A concatenation of the data from the different ports. It is assumed that it is dimensioned as  $[no\_ports*elem\_size-1:0]$ , with data vectors appearing in the same order as the enq requests. Whenever a bit in enq is asserted 1, the corresponding data part in  $enq\_dat$  must be valid after  $enq\_lat$  clock cycles. Only the highest priority data is actually enqueued.

deq data

A concatenation of the data from the different ports. It is assumed that it is dimensioned as  $[no\_ports*elem\_size-1:0]$ , with data vectors appearing in the same order as the deq requests. Whenever a bit in deq is asserted 1, the corresponding data part in  $deq\_dat$  must be valid after  $deq\_lat$  clock cycles. The highest priority data is compared with the data at the head of the queue if  $value\ chk$  evaluates true.

### **Failure Modes**

Assertion assert\_multiport\_fifo\_overflow will report a failure when eng is issued while the FIFO is full.

Assertion assert\_multiport\_fifo\_underflow will report a failure when the deq command is issued and the FIFO is empty.

Assertion assert\_multiport\_fifo\_value\_chk will report failure when there is a dequeue and the FIFO is not empty and the dequeued value does not correspond to that on deq data.

Assertion assert\_fifo\_hi\_water\_chk will report a failure if the FIFO is filled above the high-water mark.

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
   Cover property, cover_number_of_enqs, indicates that an
   enqueue operation occurred. The cover is incremented whenever
   enq > 0.

cov_level_1_1 (bit 1 set in coverage_level_1) :
   Cover property, cover_number_of_deqs, indicates that a dequeue
   operation occurred. The cover is incremented whenever deq > 0.

cov_level_1_2 (bit 2 set in coverage_level_1) :
```

Cover property, <code>cover\_port\_enqued</code>, indicates for each port separately that that an enqueue operation occurred.

- cov\_level\_1\_3 (bit 3 set in coverage\_level\_1) :
   Cover property, cover\_port\_dequed, indicates for each port
   separately that that a dequeue operation occurred.
- cov\_level\_1\_4 (bit 4 set in coverage\_level\_1) :
   Cover property,
   cover\_enq\_followed\_eventually\_by\_deq\_per\_port, indicates
   for each port that a successful enq on a port was followed
   eventually by a successful deq.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2) :
   Cover point, observed\_outstanding\_contents, reports on the
   FIFO fill levels that occurred at least once.
- cov\_level\_2\_1 (bit 1 set in coverage\_level\_2) :
   Cover property, cover\_ignored\_enque, indicates for each port
   whether an enqueue was ignored due to other higher priority
   requests.
- cov\_level\_2\_2 (bit 2 set in coverage\_level\_2) :
   Cover property, cover\_ignored\_deque, indicates for each port
   whether a dequeue was ignored due to other higher priority
   requests.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
   Cover property, cover\_fifo\_hi\_water\_chk, indicates that the
   high water mark was reached on an enqueue.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3) :
   Cover property, cover\_simultaneous\_enq\_deq\_on\_same\_port,
   indicates for each port that successful enqueue and dequeue
   happened at the same time.

```
cov_level_3_2 (bit 2 set in coverage_level_3) :
    Cover property,
```

cover\_simultaneous\_enq\_deq\_on\_different\_port, indicates that successful enqueue and dequeue happened simultaneously on different ports.

- cov\_level\_3\_3 (bit 3 set in coverage\_level\_3) :
   Cover property, cover\_simultaneous\_enq\_deq\_when\_empty,
   indicates that there were successful simultaneous enqueue and
   dequeue operations on an empty queue.
- cov\_level\_3\_4 (bit 4 set in coverage\_level\_3) :
   Cover poperty, cover\_simultaneous\_enq\_deq\_when\_full,
   indicates that there were successful simultaneous enqueue and
   dequeue operations on a full queue.
- cov\_level\_3\_5 (bit 5 set in coverage\_level\_3) :
   Cover property, cover\_number\_of\_empty, indicates that empty
   queue was reached on a dequeue.
- cov\_level\_3\_6 (bit 6 set in coverage\_level\_3) :
   Cover property, cover\_number\_of\_full, indicates that full queue
   was reached on enqueue.

# **Example:**

In this example, a FIFO is initialized anytime reset is 0 (synchronously with posedge clk); there are up to 10 elements in the FIFO; high\_water mark is by default 0 (disabled); the size of the data is 16 bits; there are two channels (by default, i.e., enqueue, dequeue are 2-bit wide, data\_in and data\_out are bitvectors of

2\*16 = 32 bits); data\_in [16\*i+:16] is enqueued when enqueue[i] is 1 with no latency; data\_out [16\*i+:16] must be equal to that at the head of the FIFO when dequeue[i] is 1 with no latency; and overflow, underflow and value checks are enabled by default with pass through when empty is allowed. All level 3 coverages are enabled.

# assert\_mutex

Ensures that a and b never evaluate true at the same time. The check is not enabled unless  $reset_n$  evaluates true (1). The checks is performed on the active clk edge specification.

# **Syntax**

# **Arguments**

a First signal being tested.

b

Second signal being tested.

### **Failure Modes**

The assertion assert\_mutex will report failure when a and b are both sampled 1 at the positive edge of c1k.

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property cover_changes_on_a indicates that a changed
   value.
```

```
cov_level_1_1 (bit 1 set in coverage_level_1)
    Cover property cover_changes_on_b indicates that b changed
    value.
```

# **Example**

```
assert_mutex mutex_inst( clk, 1, gnt[0], gnt[1]);
```

In this example,  $assert_mutex$  verifies that gnt[0] and gnt[1] are never 1 at the same time as sampled by posedge of clk. The checker is always enabled because  $reset_n$  is constant 1. By default Level 1 coverages will be enabled.

# Name-based Example

```
assert_mutex mutex_inst
(.clk(clk),.reset n(1),.a(gnt[0]),.b(gnt[1]);
```

# assert next state

Ensures that when exp is in current state cs that exp will transition to one of the specified legal next states in ns.

# Syntax

# **Arguments**

no ns

Specifies the number of legal next states possible from current state (cs). Default = 1.

width

The number of bits in the signal being tested (exp), the current state (cs), and each element of the bitvector ns of the concatenated legal state values (ns). Default = 1.

min hold

The minimum number of clock ticks the signal being tested (exp) must hold at the current state (cs) value. Default = 1.

max hold

The maximum number of clock ticks the signal being tested (exp) can hold at the the current state (cs) value. Default = 0.

disallow

If equal to 1, then a transition to none of the values in ns may occur. Otherwise, if disallow is equal to 0 then the check ensures a transition to one of the states occurs.

exp

Signal being tested.

CS

The current state. The check starts when exp = cs (and  $reset_n = 1$ ).

ns

A bitvector of concatenated legal states that exp can transition to from cs.

The state transitions are checked at the active c1k edge specification. For example, if width = 3, ns = 2, and the values are 3'b000 and 3'b110 then the value bound to the ns port should be 6'b000\_110.

# Note the following:

- max\_hold indicates the maximum number of clock ticks the signal being tested (exp) may hold at the current state (cs) value.
- min\_hold = max\_hold = 1 indicates that the signal being tested (exp) changes to the next value on the next clock tick.
- min\_hold = m, max\_hold = 0 indicates that the signal being tested
   (exp) must hold the current state value (cs) for at least m clock
   ticks, no upper bound is imposed on when it must change.

 $min_hold = m$ ,  $max_hold = n$ , n => m indicates that the signal being tested (exp) must hold the current state value (cs) for at least m clock ticks and must advance to the next value within n ticks.

# **Assumptions**

no\_ns > 0 (and the ns array should have the correct number of elements.  $min_hold$  and  $max_hold$  both > 0, except when  $min_hold > 0$  and  $max_hold = 0$ .

### **Failure Modes**

When *disallow* = 0, the assertion assert\_next\_state will report failure when *exp* is not one of the expected next states.

When <code>disallow = 1</code>, the failure of the assertion <code>assert\_next\_state</code> means that the next state values and the hold intervals were satisfied, indicating that the design reached a disallowed state within the correct expected timing.

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property, cover_nb_of_next_state_transitions,
   indicates that the expr changed its state from cs to a state in ns
   (disallow = 0) or from the curent state to a state outside ns
   (disallow = 1), while meeting the hold times in the current state
   as defined by the min_hold and max_hold parameters.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
   Cover point, cover_observed_hold_time, reports on the number
   of clock cycles the test_expr remained in the current state cs
   before making a transition to one of the next_states (disallow
   = 0) or one of the states other than the next_states (disallow
   = 1).

cov level 3 0 (bit 0 set in coverage level 3)
```

### Cover property,

cover\_nb\_of\_transitions\_from\_cs\_to\_each\_ns[i], indicates that the  $test_expr$  made a transion from the current state cs to the 'i'th state in the ns. This coverage is only generated when disallow = 0.

# **Example**

The example will verify that when  $state_var$  takes on the value 0, then on the next posedge c1k it will take on one of the values 0 or 2 (disallow = 1). The assertion is enabled when reset is 0.

```
assert_next_state
    #(0, 2, 4, 1, 1, 0, 0, "nxts_inst failed", 0, 1, 1, 1)
    nxt st inst (clk, !reset, state var, 4'h0, {4'h1, 4'h2});
```

All three coverage statistics will be generated for this checker.

### Name-based Example

```
assert_hold_value #(.severity_level(0),.no_ns(2),
   .width(4),.min_hold(1),.max_hold(1),.disallow(0),
   .edge_expr(0),.msg("nxts_inst failed"),
   .category(0), .coverage_level_1(1),
   .coverage_level_2(1),.coverage_level_3(1))
hold_value_inst (.clk(clk),.reset_n(!reset),
   .exp(state_var),.cs(4'h0), .ns({4'h1, 4'h2}));
```

# assert\_no\_contention

Ensures that bus always has a single active driver and that there is no X or Z on the bus when driven (en\_vector != 0). The total number of  $en_vector$  bits that are asserted can be at most 1. Specify 0 for no minimum bus quiet time between bus transactions.

# **Syntax**

# **Arguments**

min quiet

The minimum number of cycles between bus activity during which all bits in  $en_{vector}$  must be 0. Default = 0.

max quiet

The maximum number of cycles that the bus can remain quiet (without an active driver). Default = 0.

```
bw en
```

The number of bits in en vector. Default = 2.

bw bus

The number of bits in the bus signal being tested (bus1). Default = 2.

en vector

Enable signals for bus drivers as a vector of cache bits.

bus1

Bus signal being tested.

### **Failure Modes**

The assertion assert\_no\_contention\_no\_xs will report failure when the bus had an x or z on one of its bits when at least one driver was enabled (i.e., when en vector was not all 0).

NOTE: The assertion assert\_no\_contention\_no\_xs is eliminated when the template or unit is used with Magellan. This is because the tool uses only 2-state signal values.

The assertion assert\_no\_contention\_1\_driver will report failure when there was more than one driver enabled.

The assertion assert\_no\_contention\_quiet\_time will report failure when the bus was not quiet for min\_quiet clock cycles or that it remained quiet after max\_quiet cycles. (Or that there was more than one driver after max\_quiet cycles, however, this can be checked by observing the assertions assert no contention 1 driver.)

```
cov_level_1_0 (bit 0 set in coverage_level_1)
   Cover property driver[i].cover_driver_enable indicates
   indicates that each bit [i] in en_vector was set to 1 (enabled).
```

```
cov_level_2_0 (bit 0 set in coverage_level_2)
Cover point observed_quiet_cycles reports the numbers of quiet
cycles that occurred at least once. The report will also indicate
the specified min_quiet and max_quiet values.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3)
```

### Cover property

cover\_no\_contention\_quiet\_time\_equal\_to\_min\_quiet indicates that the observed quiet time was exactly equal to the specified min\_quiet value.

indicates that the observed quiet time was exactly equal to the specified max quiet value.

# Example

In this example, assert\_no\_contention verifies that signal bus that is 32 bits wide is driven at every clock cycle because  $min_quiet = max_quiet = 0$ , and there are two drivers because  $bw_en$  takes on the default value of 2.  $reset_n$  is a constant 1. Hence the checker is enabled all the time. By default, Level 1 coverage is enabled.

# Name-based Example

```
assert_no_contention #(.severity_level(0),.min_quiet(0),
   .max_quiet(0),.bw_en(22),.bw_bus(32))
no_contention_inst (.clk(clk),.reset_n(1),
   .en_vector(bus_enables),.bus1(bus));
```

# assert\_packet\_flow

The assert\_packet\_flow checker continuously monitors sop and eop at every positive edge of clock, clk. It does the following checks on the sequencing of sop and eop.

```
assert no eop till sop
```

After eop is issued or just after reset is deasserted, no eop should be asserted till eop is asserted.

```
assert no sop til eop
```

After sop is issued, no sop should be asserted till eop is asserted.

# **Syntax**

# **Arguments**

sop

Signal indicating start of packet.

eop

Signal indicating end of packet.

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
    Cover property, cover sop, indicates the number of sop.
```

```
cov_level_2_0 (bit 0 set in coverage_level_2) :

Cover point observed_sop_eop_delay provides a profile of the observed separation in clock cycles between sop and eop. The report shows which such delays were observed at least once.
```

cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
 Cover property, cover\_simultaneous\_sop\_eop, indicates the
 number of times eop and sop occured together.

# **Example**

In this example, assert\_packet\_flow will report failure whenever eop happens without a preceding sop and whenver sop is followed by another sop. All the three coverage levels are enabled.

### assert rate

The checker continuously monitors <code>test\_expr</code> and <code>trigger</code> at every positive edge of the clock. Once <code>trigger</code> is sampled asserted, the checker will make sure that <code>test\_expr</code> is remain high intermittently or continuousely for <code>[min:max]</code> clock cycles within <code>period</code> clock cycles.

### **Syntax**

### **Arguments**

min

Minimum number of clock cycles for which test\_expr need to be true within period number of clock cycles.

max

Maximum number of clock cycles for which test\_expr need to be true within period number of clock cycles.

period

Number of clock cycles during which test\_expr must be true [min:max] number of times.

trigger

Signal indicating the start of evaluation

test expr

Logical expression that is being verified at the positive edge of clk.

```
cov_level_1_0 (bit 0 set in coverage_level_1) :
```

Cover property, cover\_rate, indicates the number of times the sequence matched within the limits specified.

- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1) :
   Cover property, cover\_trigger, indicates the number of times
   trigger got asserted.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2):

  Cover point observed\_nb\_of\_test\_expr\_high\_within\_period

  provides a profile of the number of clock cycles test\_expr was
  high within period number of clock cycles. The report shows if any
  of these occurrences were observed at least once.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
   Cover property, cover\_rate\_min, indicates the number of times
   the sequence matched exactly at min limit.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3) :
   Cover property, cover\_rate\_max, indicates the number of times
   the sequence matched exactly at max limit.

# Example

In this example, assert\_rate will report failure if test\_expr does NOT remain high intermittently or continuousely for minimum of 3 clock cycles to a maximum of 5 clock cycles within a continuous period of 6 clock cycles once trigger is sampled asserted, where trigger is a pulse indicating the start of the sequence evaluation. All three coverage levels are enabled.

# assert\_reg\_loaded

Ensure that the register  $dst\_reg$  is loaded with src data. The check for  $dst\_reg$  holding the memorized value of src starts with delay cycles (minimum 1 which is default) after the trigger condition evaluates true and within  $end\_cycle$  cycles after the trigger evaluates true or when stop evaluates true (whichever occurs first).

If used to control the end time stop should become true at least one clock cycle after  $dst\_reg$  is loaded which means minimum 2 cycles after trigger.

The *src* value is "captured" when *trigger* evaluates true.

The check is made by comparing the src value against the  $dst\_reg$  contents during the "load window". Once the register has loaded the value during the window, the check terminates with success.

The check is not enabled unless  $reset_n$  evaluates true. The check is performed on the active c1k edge specification.

# **Syntax**

# Arguments

delay

The number of cycles after the trigger signal (trigger) goes true to start the window. Default = 1.

```
end cycle
```

The number cycles after the trigger signal (trigger) goes true to end the window. Default = 0.

bw

The number of bits in the source data (src) and the register under test (dst reg). Default = 2.

The width (bw) of src and  $dst\_reg$  should correspond to the actual width of these operands. If bw is less than the actual width, the check might fail if the bits above bw are not zero. If bw is more than the actual width, the additional bits are taken to be zero. A bw of zero is illegal.

```
trigger
```

Signal that is part of starting the window.

src

Data loaded into the register.

req

Register being tested.

stop

Signal that stops the check.

# **Assumptions**

If the window is terminated only by stop (i.e., there is no timeout and  $end\_cycle$  does not apply), then  $end\_cycle$  must be set to 0.

The width  $b_W$  of the src and  $dst\_reg$  should correspond to the actual width of these operands. If  $b_W$  is less than the actual width, then the check may fail if the bits above the  $b_W$  are not 0. If  $b_W$  is more than the actual width, then the additional bits are taken to be 0.

#### **Failure Modes**

The assertion assert\_reg\_loaded will report failure when either stop became true or maximum delay end\_cycle was reached while dst reg was not yet equal to the stored value.

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1) :
   Cover property, cover\_nb\_of\_triggers, indicates that the trigger
   rose.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1) : Cover property, cover\_reg\_loaded, indicates that the  $dst_reg$  was successfully loaded with src within the specified time limits.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2) :
   Cover point, observed\_dst\_reg\_load\_time, reports on the
   number clock cycles taken to load the dst\_reg. The clock cycles
   are counted from the first assertion of trigger.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3) :
   Cover property,
   cover\_nb\_of\_times\_stop\_happened\_at\_or\_prior\_to\_end\_cycle,
   indicates that a stop happened at or prior to end\_cycle after the
   occurrence of a trigger.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3) :
   Cover property,
   cover\_nb\_of\_times\_no\_stop\_happened\_till\_end\_cycle,
   indicates that no stop happened till the end\_cycle expired after
   the occurrence of a trigger.
- cov\_level\_3\_2 (bit 2 set in coverage\_level\_3) :
   Coverproperty, cover\_data\_transfer\_exactly\_at\_end\_cycles,
   indicates that the dst\_reg was loaded wih src exactly at
   end\_cycle.

```
cov_level_3_3 (bit 3 set in coverage_level_3) :
   Coverproperty, cover_data_transfer_exactly_at_delay_cycles,
   indicates that the dst reg was loaded wih src exactly at delay.
```

# **Example**

In this example  $reg\_data$  (of width 8 bits) is to be loaded by the value of data at posedge clk within 1 to 3 clock cycles from load evaluating true. By default Level 1 coverages are enabled.

# Name-based Example

```
assert_reg_loaded #(.severity_level(0),.delay(1),
   .end_cycle(3),.bw(32),.edge_expr(8)
rg_ld_inst (.clk(clk),.reset_n(1),.trigger(load),
   .src(data),.dst reg(reg data),.stop(0));
```

# assert\_req\_ack\_unique

Verifies that each req receives an ack within the specified interval min\_time and max\_time clock clk ticks. Note that acks are attributed to reqs in a FIFO manner.

# **Syntax**

(Unit syntax only)

# **Arguments**

min time

Defines the minimum time separation between a req and an ack. Default = 1.

```
max_time
```

Defines the maximum time separation between a req and an ack Default = 1.

```
max time log 2
```

Specifies the superior integer of log2 of max\_time, used to dimension the data structures. Default = 4 (= sup(log2(15))).

version

This parameter specifies two versions of the checker:

- 0 Selects a version that is suitable for <code>max\_time <= 15</code>. It uses IDs to identify requests and then generates as many assertions as the <code>max time</code> clock ticks. Default = 0.
- 1 Selects a version that is suitable for <code>max\_time > 15</code>. It uses a time stamp computed mod 2 <code>max\_time</code> to mark the requests, the time stamp is enqueued. When an <code>ack</code> arrives it verifies that the time stamp at the head of the queue satisfies the timing requirements.

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property cover_number_of_req indicates that req was
asserted.
```

```
cov_level_1_1 (bit 1 set in coverage_level_1)
   Cover property cover_number_of_ack indicates that ack was
   asserted.
```

```
Level 2 and 3 are available only with version = 1 selection cov_level_2_0 (bit 0 set in coverage_level_2)

Cover point observed_latency reports the req-to-ack latencies observed at least once.
```

```
cov_level_2_1 (bit 1 set in coverage_level_2)

Cover point outstanding_requests reports the numbers of outstanding requests that occurred at least once.
```

```
cov_level_3_0 (bit 0 set in coverage_level_3)
Cover property cover_ack_with_exact_min_lat indicates that
the observed latency was exactly equal to the specified min_time
value.
```

```
cov level 3 1 (bit 1 set in coverage level 3)
```

Cover property <code>cover\_ack\_with\_exact\_max\_lat</code> indicates that the observed latency was exactly equal to the specified <code>max\_time</code> value.

### Example

The instance  $req_grant_1_1$  of assert\_ $req_ack_unique$  verifies that for each request there is a grant received within 20 and 100 posedge edges of clk ( $max_time_log_2$  is thus set to 7). The checker is reset on  $reset_n$  low. Version 1 is used, i.e., using time stamps. Coverage Levels 1 and 3 are selected (coverage\_level\_1 = 3 and coverage\_level\_3 = 3).

# Name-based Example

```
assert_req_ack_unique #(.severity_level(1),.min_time(20),
   .max_time(100),.max_time_log_2(7),.version(1),
   .edge_expr(0),.msg("req_ack failed"),.category(0),
   .coverage_level_1(3),.coverage_level_2(0),
   .coverage_level_3(3))
req_grant_1_1 (.clk(1'b1),.reset_n(reset_n),
   .reg(request),.ack(grant));
```

# assert\_req\_requires

Ensures that if the trig\_req expression evaluates true then the follow\_req expression and follow\_resp expression will evaluate true (in sequence) before the trig\_resp expression evaluates true. The check is not enabled unless reset n evaluates true.

# **Syntax**

# **Arguments**

```
min lat
```

Defines the minimum latency from trig\_req to trig\_resp.

Default = 1.

max lat

Defines the maximum latency from trig\_req to trig\_resp.

max\_lat == 0 means that there is no upper bound. Default = 0.

# **Assumptions**

```
Time separations (in clock ticks) are t(trig_req) <= t(follow_req) < t(follow_resp) <= t(trig_resp), i.e., trig_req and follow_req, and follow_resp and trig_resp may coincide.
```

Note: If multiple overlapping evaluations are triggered, the latency coverage information may not be accurate since the vector does not distinguish which responses belong to which requests.

# **Coverage Modes**

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
  Cover property cover\_no\_of\_trig\_reqs indicates that the
   trig\_req was asserted.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1)
   Cover property cover\_cover\_req\_requires indicates that the
   specified sequence occurred.
- ov\_level\_2\_0 (bit 0 set in coverage\_level\_2)

  Cover point observed\_latency\_btw\_trig\_req\_and\_trig\_resp

  reports which values of latency between trig\_req and trig\_resp

  were observed at least once.
- cov\_level\_2\_1 (bit 1 set in coverage\_level\_2)
   Cover point observed\_latency\_btw\_trig\_req\_and\_follow\_req
   reports which latencies between trig\_req and follow\_req were
   observed at least once.
- cov\_level\_2\_2 (bit 2 set in coverage\_level\_2)
   Cover point

observed\_latency\_btw\_follow\_req\_and\_follow\_resp reports which latencies between follow\_req and follow\_resp were observed at least once.

cov\_level\_2\_3 (bit 3 set in coverage\_level\_2)
 Cover point

observed\_latency\_btw\_follow\_resp\_and\_trig\_resp reports which latencies between follow\_resp and trig\_resp were observed at least once.

cov\_level\_2\_4 (bit 4 set in coverage\_level\_2)
Cover property cover\_trig\_req\_follow\_req indicates that there
was a a follow\_req after a trig\_req within max\_lat cycles.

- cov\_level\_2\_5 (bit 5 set in coverage\_level\_2)
   Cover property cover\_trig\_req\_follow\_req\_follow\_resp
  indicates that there was a follow\_req after a trig\_req and then
  followed by follow resp within max lat cycles..
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
  Coverproperty cover\_trig\_resp\_exactly\_on\_min\_latindicates
  that the observed latency between trig\_req and trig\_resp was
  exactly equal to the min\_lat value.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)
   Coverproperty cover\_trig\_resp\_exactly\_on\_max\_lat indicates
   that the observed latency between trig\_req and trig\_resp was
   exactly equal to the max\_lat value.

Note: Coverage is collected correctly only when the transactions delimited by trig\_req and trig\_resp asserted do not overlap, i.e., there is no new assertion of trig\_req while such a transaction is in progress.

# Example:

meaning that min\_lat == 1, max\_lat == 10, and coverage Levels 2 and 3 are selected. The assertion verifies that req is followed by resp within 10 clock cycles. All other parameters take default values (posedge clk sampling).

# Name-based Example

```
assert_req_requires #(.severity_level(0),.min_lat(1),
  .max_lat(10),.edge_expr(0),.msg("req_requires fails"),
  .category(0), .coverage_level_1(15),
  .coverage_level_2(63), .coverage_level_3(3))
req_resp_inst (.clk(clk),.reset_n(1),
  .trig_req(req),.follow_req(1'b1),
  .follow_resp(1'b1),.trig_resp(resp));
```

# assert\_stack

Checks operations on a stack.

# **Syntax**

# **Arguments**

depth

The maximum size of the stack, a compile-time integer constant  $< 2^{**}16$ . Default = 2.

elem sz

The width of data elements, a compile-time constant. Default = 1.

```
hi_water_mark
```

If hi\_water\_mark is a positive value, then the level of the fill of the queue after push will be checked to see if hi\_water\_mark is exceeded. Once high water has been exceeded once, this check is disabled until the stack size decreases again to or below the mark. Default = 0.

push lat

The number of clk cycles between push being asserted 1 and  $push\_data$  being valid. Default = 0.

pop\_lat

The number of clk cycles between pop being asserted 1 and pop\_data being valid. Default = 0.

value\_chk

If 1, checks that  $pop\_data$  matches the data at the top of the stack. Default = 1.

push pop chk

If 1, checks that push and pop operations do not occur simultaneously. Default = 1.

push

Set to 1 when data is being pushed.

push data

Data being pushed.

pop

Set to 1 when data is being popped.

pop data

Data being popped.

Note the following:

- All operations including reset are synchronous to a tick of clk.
- reset\_n asserted 0 initializes the stack to empty.
- When push is asserted 1: Ensures no stack overflow. push\_lat specifies the number of ticks of clk between the asserting of push and when push\_data is valid. It must be a compile-time non-negative integer constant (not an interval).
- If hi\_water\_mark is a positive value, then the fill of the stack after the push will be checked to see if hi\_water\_mark is exceeded (>=). Once high water has been exceeded once, this check is disabled until the stack falls below the mark again (<). hi water mark can be a constant or a design variable.
- If the stack depth is exceeded, a failure is reported and all further checks are disabled until the stack is reset.

- When pop is enabled: Ensures the stack is not empty when popped. If a pop is performed on an empty stack, all checking of pop operations is disabled until reset is applied or a push occurs.
- If  $value\_chk$  evaluates to 1, it ensures  $pop\_data$  is what was on the top of the stack.  $pop\_lat$  specifies the number of cycles of clk between the asserting of pop and when  $pop\_data$  is valid. It must be a compile-time non-negative integer constant (not an interval).
- If push\_pop\_chk evaluates 1, ensures that push and pop operations do not occur simultaneously. If push and pop do occur simultaneously, the effect is the same as if push were done first followed by a pop (that is, the stack is not changed). If value\_chk = 1, then pop\_data is compared with push\_data.

#### **Failure Modes**

Assertion assert\_stack\_overflow will report a failure when push is issued and the stack is full. The reported time of failure is on the clock tick following the failed deferred push operation.

Assertion assert\_stack\_underflow will report a failure when pop is issued and the stack is empty (and no simultaneous push). The reported time of failure is on the clock tick following the failed deferred push operation.

Assertion assert\_stack\_value\_chk will report failure when pop\_data value does not match the expected top-of-stack value, provided the stack is not empty or when the stack is empty and there is a simultaneous push and the value pushed on the stack does not match the value popped off the stack.

Assertion assert\_stack\_hi\_water\_chk will report a failure if the stack is filled above the high-water mark.

Assertion assert\_stack\_push\_pop\_fail will report a failure if push and pop are enabled simultaneously (and push\_pop\_chk is 1).

- cov\_level\_1\_0 (bit 0 set in coverage\_level\_1)
   Cover property cover\_number\_of\_pushes indicates that there was
  a push operation.
- cov\_level\_1\_1 (bit 1 set in coverage\_level\_1)
   Cover property cover\_number\_of\_pops indicates that there was
  a pop operation.
- cov\_level\_1\_2 (bit 2 set in coverage\_level\_1)

  Cover property cover\_push\_followed\_eventually\_by\_pop

  indicates that a push was followed eventually by a pop without an intervening push.
- cov\_level\_2\_0 (bit 0 set in coverage\_level\_2)
  Cover point observed\_outstanding\_contents reports which
  observed fill levels were observed at least once.
- cov\_level\_3\_0 (bit 0 set in coverage\_level\_3)
   Cover property cover\_stack\_hi\_water\_chk indicates that the
   high water mark was reached.
- cov\_level\_3\_1 (bit 1 set in coverage\_level\_3)
   Cover property cover\_simultaneous\_push\_pop indicates that
   there were simultaneous push and pop operations.
- cov\_level\_3\_2 (bit 2 set in coverage\_level\_3)

  Cover property cover\_simultaneous\_push\_pop\_when\_empty
  indicates that there were simultaneous push and pop operations
  while the stack was empty.

```
cov_level_3_3 (bit 3 set in coverage_level_3)

Cover property cover_simultaneous_push_pop_when_full indicates that there were simultaneous push and pop operations while the stack was full.
```

```
ccov_level_3_4 (bit 4 set in coverage_level_3)
Cover property cover_number_of_empty indicates that the stack
became empty after a pop.
```

```
ov_level_3_5 (bit 5 set in coverage_level_3)

Cover property cover_number_of_full indicates that the stack became full after a push.
```

# **Example:**

When  $sys\_reset$  is asserted 1 the stack is initialized. It is 10 elements deep and 16 bits wide. The water mark is set at 8 which means that the water-mark check is enabled. The push and pop latencies are both 0 which means that  $data\_in$  must be present at the same time as push is asserted and  $data\_out$  must be present at the same time as pop is asserted. The value check is enabled meaning that  $data\_out$  will be checked against the data expected on the top of the stack. Push-Pop check is disabled. Coverage Level 1 is selected by default.

# Name-based Example

```
assert_stack #(.severity_level(0),.depth(10),
    .elem_sz(16),.hi_water_mark(8),.push_lat(0),
    .pop_lat(0),.value_chk(1),.push_pop_chk(0))
```

```
stack_inst (.clk(clk),.reset_n(!sys_reset),.push(push),
.push_data(data_in),.pop(pop),.pop_data(data_out));
```

# assert\_valid\_id

The signal <code>issued\_sig</code> asserted 1 validates a request identified by the value in <code>issued\_id</code>. This request is expected to be acknowledged by <code>ret\_id</code> validated by <code>ret\_sig</code> asserted 1 within <code>[min\_lat : max\_lat]</code> delay. Both <code>issued\_id</code> and <code>ret\_id</code> are qualified by <code>reset\_n</code> being 1. If <code>ret\_sig</code> does not arrive at or before <code>max\_lat</code> clock cycles after an <code>issued\_sig</code>, an assertion will fire at <code>max\_lat+1</code> cycles. This is the only failure on <code>max\_lat</code> reported until a <code>ret\_sig</code> with that id arrives which will re-enable the check for that id. <code>max\_lat >= min\_lat >= 1 must hold</code>

# **Syntax**

# **Arguments**

id bw

The max. number of bits to encode an id. Default = 2. There are max ids id's at most at any time.

max ids

The maximum number of IDs. Default = 2.

The maximum value is 2<sup>16</sup>.

```
max out ids
```

Indicates how many issued id's out of  $max_ids$  can have outstanding ret\_sig's at any time. By setting  $max_out_ids > max_ids$  then effectively  $max_ids$  becomes the limit. Default = 1.

max out per id

The maximum number of issues outstanding per ID. Default = 1.

min lat

Minimum number of clock cycles between an ID being issued and returned. Default = 1.

max lat

Maximum number of clock cycles between an ID being issued and returned. Default = 1.

Note the following:

issued sig

Ensures that  $max_out_ids$  and  $max_ids$  are not exceeded and that  $issued_id$  is at most  $max_out_per_id$  outstanding (that is, not returned). When  $max_out_per_id > 1$  then the returns for an ID cannot be distinguished. But for any issue, there must be a return of the ID within the latency interval.

issued\_id, ret\_id, and reset\_id

Values encoded using id\_bw number of bits.

reset sig

Resets the outstanding count of reset\_id id is reset to 0, if that id has an outstanding return.

nb ret per issued

Indicates how many  $ret\_sig$  are required for each  $issued\_sig$ . The port is included by defining the macro SVA\_NEW\_PORTS.

#### Important:

When the macro SVA\_NEW\_PORTS is defined, there is a additional port, nb\_ret\_per\_issued, It is assumed valid when issued\_sig is asserted and it indicates how many returns are required for that assertion of issued\_sig and the associated id. For example, if nb\_ret\_per\_issued == 1, then for each issued\_sig, only one ret\_sig with that id is allowed. If nb\_ret\_per\_issued == 2, then the checker expects ret\_sig to be asserted 2 times for that issued\_sig. All ret\_sig returns must satisfy the [min\_lat: max\_lat] latency with respect to the current issued\_sig and the same id. That is, this interval of latencies applies to all nb\_ret\_per\_issued cases. The width of this port is determined by the parameter max\_ret\_bw (default 2);

#### Note the following:

- If an <code>issued\_id</code> exceeds the maximum number of outstanding <code>max\_ids</code> or <code>max\_out\_ids</code>, an error is reported. Only those id's are counted that have <code>reset n == 1</code> at issuance.
- When reset\_sig is asserted 1, ret\_id must match an outstanding id. A returned ret\_id is counted only against issued id's in the previous clock cycles. It also ensures that issued\_id is outstanding for at least min\_lat cycles but no longer than max\_lat cycles after issuance.
- The issued\_sig and ret\_sig control signals are active for only one clock period.
- To trigger a check for an issued ID,  $reset\_en$  must be asserted 1 at the time  $issued\_sig$  is asserted and also at the time  $ret\_sig$  is asserted. If an ID is returned and  $reset\_n$  is asserted while at issuance of this ID  $reset\_n$  was deasserted, this return is flagged as an error if there is no other outstanding request for that id.
- All checks are performed on the active clk edge specification.

- $min_lat = 1$ ,  $max_lat = 1$  means that the ID must be returned on the next clock cycle after issuance.
- $min_lat = m$ ,  $max_lat = n$ ,  $m \le n$ , means that the ID must be returned within the interval [m:n] clock ticks after issuance. max lat must be less than or equal to  $2^{**}15$ .

#### **Failure Modes**

assertion <code>assert\_valid\_id\_max\_lat</code> will report failure when an id has been issued, but that id has not been returned at or before <code>max\_lat clock cycles</code>. This will happen exactly at <code>max\_lat+1</code> cycles after the issue.

assertion assert\_valid\_id\_min\_lat will report failure when an id has been issued, but that id is returned before min\_lat clock cycles.

Assertion assert\_valid\_issued\_id\_ok will report failure when an id is issued and the same id is in circulation with the count exceeding max\_out\_per\_id.

Assertion assert\_valid\_ret\_id\_ok will report failure if an id is returned while there is no such id value still in circulation (i.e., this id has not been issued).

Assertion assert\_valid\_max\_issued\_ids\_ok will report failure when an id is issued and the total number of different id's in circulation is already equal to the <code>max\_ids</code> or the <code>max\_out\_ids</code> value.

assertion assert\_nb\_ret\_per\_issued\_0 will report failure when nb\_ret\_per\_issued is not greater than 0 at the time issued\_sig is asserted.

# **Coverage modes (Only available with version = 1 selection)**

- cov\_level\_1\_0( Bit 0 set in coverage\_level\_1)
  Cover property, cover\_number\_of\_issued\_sig, indicates that
  issued sig was asserted regardless the value of issued id.
- cov\_level\_1\_1( Bit 1 set in coverage\_level\_1)
  Cover property, cover\_number\_of\_ret\_sig, indicates that
   ret sig was asserted regardless the value of ret id.
- cov\_level\_1\_2( Bit 2 set in coverage\_level\_1)
   Cover property, cover\_number\_of\_reset\_sig, indicates that
   reset sig was asserted regardless the value of reset id. Z
- cov\_level\_2\_0( Bit 0 set in coverage\_level\_2)
  Cover point, observed\_latency, reports the issued\_sig to
  ret\_sig latencies that were observed at least once.
- cov\_level\_2\_1( Bit 1 set in coverage\_level\_2)
  Cover point, outstanding\_ids, reports the numbers of
  outstanding ids that occurred at least once.
- cov\_level\_3\_0( Bit 0 set in coverage\_level\_3)
  Cover property, cover\_ret\_sig\_with\_exact\_min\_lat, indicates
  that the observed latency from issued\_sig to ret\_sig was exactly
  equal to the specified min\_lat value, regardless the id value.
- cov\_level\_3\_1(Bit 1 set in coverage\_level\_3)

  Cover property, cover\_ret\_sig\_with\_exact\_max\_lat, indicates that the observed latency from issued\_sig to ret\_sig was exactly equal to the specified max\_lat value, regardless of the id value.
- cov\_level\_3\_2( Bit 2 set in coverage\_level\_3)
  Cover property, cover\_issued\_ids\_reached\_max\_ids, indicates
  that the number of outstanding id's was exactly equal to the
  specified min of max\_ids and max\_out\_ids values.

```
cov_level_3_3( Bit 3 set in coverage_level_3)
  Cover property, cover_issued_ids_reached_max_out_per_id,
  indicates that the number of outstanding issued_id's was exactly
  equal to the specified max out per id value.
```

#### **Example**

The checker is enabled when out of reset. All signals are sampled on posedge c1k. There are 3 bits to encode id's. At most 6 id's can be in circulation at any time and that only one copy of each. The count of the copies of an id is reset when clear is asserted with the corresponding id value on clear\_id. An issued id is valid when issued\_valid is asserted, similarly, a returned id is valid when ret\_valid is asserted. An issued id must be returned in 1 to 10 clock cycles. A custom message is appended to the standard failure message. The coverage Level 1 is enabled by default.

# Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_valid_id #(.severity_level(0),.id_bw(3),
   .max_ids(6),.max_out_ids(6),.max_out_per_id(1),
   .min_lat(1),.max_lat(10),.edge_expr(0),
   ,.msg("1 copy each"))
val_id_inst (.clk(clk),.reset_n(!reset),
   .trig_req(issued_valid),.follow_req(ret_id),
   .follow resp(clear),.trig_resp(clear_id));
```

## assert value

Ensure that exp can only be one of the specified values in vals.

## **Syntax**

## **Arguments**

no vals

The number of entries in the vals specification. Default = 1.

disallow

If disallow evaluates true, then exp is forbidden to take on any of the specified value in vals. Otherwise, the check ensures exp takes on only the specified value in vals. Default = 0.

bw

Number of bits in the signal being tested (exp) and each element of the specified vector of values (val). Default = 2.

exp

Signal or expression being tested.

vals

A bitvector of concatenated values that the signal being tested (exp) must evaluate to.

For example, if bw = 3,  $no\_vals = 2$ , and the values are 3'b000 and 3'b110 then the value bound to the vals port should be 6'b000\_110.

# **Assumptions**

no vals > 0 (and the vals bitvector should have the correct size.)

#### **Failure Modes**

When disallow = 0, the assertion assert\_value will report failure when exp was not one of the expected values in vals at the time when reset n = 1.

When disallow = 1, the failure of the assertion assert\_value means that at the time when  $reset_n = 1$ , the value of exp was one of the values in vals (which was disallowed).

# **Coverage Modes**

```
cov_level_1_0 (bit 0 set in coverage_level_1)
Cover property, value[i].cover_nb_of_exp_changes, indicates
that the exp changed value, when enabled by reset_n.
```

#### For disallow = 0:

```
cov level 1 1 (bit 1 set in coverage level 1)
```

Cover property, cover\_value, indicates that the *exp* changed to one of the values specified in *vals*.

```
cov_level_3_0 (bit 0 set in coverage_level_3)
```

# Cover property,

value[i].cover\_nb\_of\_transitions\_to\_each\_vals,
indicates that the exp changed to the i (the value specified).

#### For disallow = 1:

```
cov_level_1_1 (bit 1 set in coverage_level_1) :
```

Cover property,  $cover_value$ , indicates that the exp changed to any value different from the values specified in vals. There is no Level 3 coverage in this case.

## **Example**

```
assert_value #(0, 4, 0, 8, 0, "value error", 0, 1, 0, 1)
value instance (clk, load, control reg, 16h0 1 3 5);
```

When load is 1, then at posedge clk (default) the 4-bit variable control\_reg must have one of the four values 0, 1, 3 or 5 (since disallow is 0). Coverage Levels 1 and 3 are enabled.

## Name-based Example

For greater clarity, the checker in the example can be written in the name-based format as follows:

```
assert_value #(.severity_level(0),.no_vals(4),
  .disallow(0),.bw(8),.edge_expr(0),.msg("value error"),
  .category(0), .coverage_level_1(1),
  .coverage_level_2(0), .coverage_level_3(1))
value_instance (.clk(clk),.reset_n(load),
  .exp(control reg),.vals(16h0 1 3 5));
```

# Index

assert_req_ack_unique 3-76 assert_req_requires 3-79 assert_stack 3-83 assert_valid_id 3-89 assert_value 3-95 advanced checkers 3-1 always on edge, test expression checker 2-5 always, test expression monitor 2-2  ASSERT_GLOBAL_RESET, global control 1-3 assert_handshake 2-33 assert_hold_value 3-33 assert_implication 2-38 assert_increment 2-41 ASSERT_INIT_MSG, global control 1-3 ASSERT_INIT_MSG, global control 1-3 assert_max_REPORT_ERROR, global control 1-4	A  advanced checker  assert_arbiter 3-2  assert_bits 3-10  assert_code_distance 3-13  assert_data_used 3-16  assert_driven 3-20  assert_driven 3-20  assert_fifo 3-27  assert_hold_value 3-33  assert_memory_async 3-36  assert_memory_sync 3-43  assert_multiport_fifo 3-52  assert_mutex 3-59  assert_next_state 3-61  assert_no_contention 3-65  assert_packet_flow 3-68  assert_rate 3-70  assert_reg_loaded 3-72	assert_always 2-2 assert_always_on_edge 2-5 assert_arbiter 3-2 assert_bits 3-10 assert_change 2-8 assert_code_distance 3-13 assert_cycle_sequence 2-12 assert_data_used 3-16 assert_decrement 2-16 assert_delta 2-19 assert_driven 3-20 assert_driven 3-20 assert_even_parity 2-22 assert_fifo 3-27 assert_fifo_index 2-24 assert_frame 2-29
assert_req_requires 3-79 assert_stack 3-83 assert_valid_id 3-89 assert_value 3-95 advanced checkers 3-1 always on edge, test expression checker 2-5 always, test expression checker 2-2 always,test expression monitor 2-2  1-3 assert_handshake 2-33 assert_hold_value 3-33 assert_implication 2-38 assert_increment 2-41 ASSERT_INIT_MSG, global control 1-3 ASSERT_MAX_REPORT_ERROR, global control 1-4	assert_rate 3-70 assert_reg_loaded 3-72	assert_frame 2-29
assert_value 3-95 advanced checkers 3-1 always on edge, test expression checker 2-5 always, test expression checker 2-2 always,test expression monitor 2-2 always,test expression monitor 2-2 assert_hold_value 3-33 assert_hold_value 3-33 assert_implication 2-38 assert_imp	assert_req_requires 3-79 assert_stack 3-83	1-3
2-5  always, test expression checker 2-2 always, test expression monitor 2-2  ASSERT_INIT_MSG, global control 1-3  ASSERT_MAX_REPORT_ERROR, global control 1-4	assert_value 3-95	assert_implication 2-38
always,test expression monitor 2-2 control 1-4	•	ASSERT_INIT_MSG, global control 1-3
arbitor oriother J-Z	·	

assert_memory_sync 3-43	C
assert_multiport_fifo 3-52	change checker 2-8
assert_mutex 3-59	Checker Library 3-1
assert_never 2-44	Checker Triggering 1-5
assert_next 2-46	Checker Triggering, triggering checker 1-5
assert_next_state 3-61	checkers, basic 2-1
assert_no_contention 3-65	clock cycle checker 2-90
assert_no_overflow 2-50	code distance checker 3-13
assert_no_transition 2-54	controls, global 1-3
assert_no_underflow 2-57	COVER_ON, global control 1-3
assert_odd_parity 2-61	coverage levels, definitions 1-8
ASSERT_ON, global control 1-3	cycle sequence 2-12
assert_one_cold 2-64	cycle timing checker 2-46
assert_one_hot 2-67	cycle tirring checker 2 40
assert_packet_flow 3-68	<b>D</b>
assert_proposition 2-70	D
assert_quiescent_state 2-72	data used checker 3-16
assert_range 2-75	decrement test expression monitor 2-16
assert_rate 3-70	delta, test expression monitor 2-19
assert_reg_loaded 3-72	driven, bit checker 3-20
assert_req_ack_unique 3-76	dual_clk_fifo 3-22
assert_req_requires 3-79	dual_clk_fifo, queue checker 3-22
assert_stack 3-83	·
assert_time 2-79	E
assert_transition 2-83	_
assert_unchange 2-86	edge_expr, shared syntax 3-2
assert_valid_id 3-89	even parity checker 2-22
assert_value 3-95	
assert_width 2-90	F
assert_win_change 2-94	fifo_index 2-24
assert_win_unchange 2-98	fifo, queue checker 3-27
assert_window 2-100	illo, quede checker 3-27
assert_zero_one_hot 2-104	
	G
В	Global Controls 1-3
Basic Checkers 2-1	Global Controls,
bit, assert checker 3-10	ASSERT_GLOBAL_RESET 1-3
bit, assert directed 3-10	Global Controls, ASSERT_INIT_MSG 1-3

Global Controls,	no transition checker 2-54
ASSERT_MAX_REPORT_ERROR 1-4	no underflow checker 2-57
Global Controls, ASSERT_ON 1-3	no_overflow checker 2-50
Global Controls, COVER_ON 1-3	
Global Controls,	
SVA_CHCKER_NO_MESSAGE 1-4	O
Global Controls,	odd parity checker 2-61
SVA_CHECKER_INTERFACE 1-4	one cold, bit checker 2-64
	one hot bit checker 2-67
	OVL-like checker
Н	
handshake checker 2-33	assert_always 2-2 assert_always_on_edge 2-5
header file 1-2	assert_change 2-8
hold_value checker 3-33	assert_cycle_sequence 2-12
Tiola_value checker 3-33	assert_decrement 2-16
	assert_delta 2-19
	assert_even_parity 2-22
ID checker 3-89	assert_fifo_index 2-24 assert_frame 2-29
	assert_handshake 2-33
implication checker 2-38	assert_implication 2-38
increment checker 2-41	assert_increment 2-41
interface, SVA 1-4	assert_never_2-44
	assert_next 2-46
	assert_no_overflow 2-50
L	assert_no_transition 2-54 assert_no_underflow 2-57
levels, coverage 1-8	assert_odd_parity 2-61
library 3-1	assert_one_cold 2-64
library, location 1-2	assert_one_hot 2-67
	assert_proposition 2-70
N A	assert_quiescent_state 2-72
M	assert_range 2-75 assert_time 2-79
memory_async checker 3-36	assert_transition 2-83
memory_sync checker 3-43	assert_unchange 2-86
multiport_fifo, queue checker 3-52	assert_width 2-90
mutex checker 3-59	assert_win_change 2-94
	assert_win_unchange 2-98
<b>.</b> .	assert_window 2-100 assert_zero_one_hot 2-104
N	433611_2610_0116_1101 2 104
next state. transition checker 3-61	_
next, cycle timing checker 2-46	Р
no contenction checker 3-65	packet flow checker 3-68

proposition test expression checker 2-70	T
Q queue checker 3-22, 3-27, 3-52 quiescent state checker 2-72	templates 3-1 test expression monitor 2-2 timing, cycle checker 2-29 transition checker 2-83, 3-61 triggering checkers 1-5
R range checker 2-75 rate checker 3-70 reg_loaded checker 3-72 req and ack signals 2-33 req_ack_unique checker 3-76 req_requires checker 3-79	U unchange, start event checker 2-86 units 3-1 Use Mode in SystemVerilog 1-15 Use Mode, Verilog 1-6
S stack checker 3-83 start event checker 2-94, 2-98, 2-100	V valid_id checker 3-89 value checker 3-95 Verilog, use mode 1-6
start expression checker 2-79 SVA_CHCKER_NO_MESSAGE, global control 1-4 SVA_CHECKER_INTERFACE, global control 1-4 syntax, shared 3-2 syntax, shared elements 1-7 SystemVerilog, use mode 1-15	W width, clock cycle checker 2-90 win_change, start event checker 2-94 win_unchange, start event checker 2-98 window, start event checker 2-100  Z
	zero_one_hot, bit assert checker 2-104