VMM RAL LCA Features

G-2012.09 September 2012

Comments?
E-mail your comments about this manual to: vcs_support@synopsys.com.



Copyright Notice and Proprietary Information

Copyright © 2012 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the permission of S	Synopsys, Inc., for the exclusive use of
	and its employees. This is copy number

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (®)

Synopsys, AEON, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, CHIPit, CoMET, Confirma, CODE V, Design Compiler, DesignWare, EMBED-IT!, Formality, Galaxy Custom Designer, Global Synthesis, HAPS, HapsTrak, HDL Analyst, HSIM, HSPICE, Identify, Leda, LightTools, MAST, METeor, ModelTools, NanoSim, NOVeA, OpenVera, ORA, PathMill, Physical Compiler, PrimeTime, SCOPE, Simply Better Results, SiVL, SNUG, SolvNet, Sonic Focus, STAR Memory System, Syndicated, Synplicity, the Synplicity logo, Synplify, Synplify Pro, Synthesis Constraints Optimization Environment, TetraMAX, UMRBus, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

Trademarks (™)

AFGen, Apollo, ARC, ASAP, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, BEST, Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope, CRITIC, CustomExplorer, CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclypse, Encore, EPIC, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, High-performance ASIC Prototyping System, HSIMPlus, i-Virtual Stepper, IICE, in-Sync, iN-Tandem, Intelli, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Macro-PLUS, Magellan, Mars, Mars-Rail, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, MultiPoint, ORAengineering, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, Raphael, RippledMixer, Saturn, Scirocco, Scirocco-i, SiWare, Star-RCXT, Star-SimXT, StarRC, System Compiler, System Designer, Taurus, TotalRecall, TSUPREM-4, VCSi, VHDL Compiler, VMC, and Worksheet Buffer are trademarks of Synopsys, Inc.

Service Marks (sm)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license. ARM and AMBA are registered trademarks of ARM Limited. Saber is a registered trademark of SabreMark Limited Partnership and is used under license. All other product or company names may be trademarks of their respective owners.

Contents

1 RTL Generation from a RALF Description

RTL Generation Overviewvi
Using the 'ralgen –R' Option vii
User RTLix
Host-Side Protocol xi
Design-Side Protocolxii
Design-Side Protocol for External Fieldsxv
Data Input and Output Requirements
Registers xvii
Blocks
Memories xxv
Multiple Domainsxxviii
Register Arrays
Register Filesxxxiii
Register File Arrays xxxv
Systems xxxvii
Unsupported RALF Constructs and Functionality xxxix
Appendix: RTL Implementation of RALF Fieldsxxxix

2

RTL Generation from a RALF Description

The RALF specification contains all of the necessary information to generate the RTL code implementing the specified registers. Automatically generating the RTL code and the RAL model ensures that they are kept up to date and requires that only one change be made manually.

This chapter contains the following sections:

- "RTL Generation Overview" on page vi
- "Using the 'ralgen –R' Option" on page vii
- "Data Input and Output Requirements" on page xvi
- "Appendix: RTL Implementation of RALF Fields" on page xxxix

RTL Generation Overview

The ralgen option, -R, can be used to generate the register RTL code for one or more blocks in the RALF file. When the -R option is specified, ralgen generates the register RTL code for the block specified as the top-level block or all the blocks and systems included in the specified top-level system.

The RTL code is generated in separate files for each system, block, register file, and register. The name of the generated file is ral_typ_name_rtl.sv, where typ is one of sys, blk, rfile, or reg and name is the unique, fully-scoped name of the system, block, register file or register, as in the RALF file.

The following are some of the key capabilities of RALF to RTL generator:

- RTL code is generated for registers containing the following types of fields:
 - RW fields
 - RO fields
 - WO fields
 - RU fields
 - RC fields
 - W1C fields
 - A0 fields
 - A1 fields

- OTHER fields
- USER0 fields
- USER1 fields
- USER2 fields
- USER3 fields
- RTL code is generated for registers that are wider than the block data path, using LITTLE_ENDIAN or BIG_ENDIAN ordering.
- RTL code is generated for register arrays, register files, register files containing register arrays, and register file arrays.
- RTL code is generated for blocks with single and multiple domains and registers shared across multiple domains.
- RTL code is generated for blocks that have a wider datapath than the system they are instantiated in, using LITTLE_ENDIAN or BIG_ENDIAN ordering.
- Generated RTL can be instantiated multiple times in the same RTL design, at different base addresses.

Using the 'ralgen -R' Option

The ralgen command-line option $-R \ dir$ -name must be used to trigger or request RALF to RTL generation.

 dir-name specifies the folder in which generated RTL files are to be stored.

- ralgen command line option -1 sv is implicit when using the
 -R option but can be specified as well. Only SystemVerilog RTL is supported.
- Using the -R option prevents the generation of the RAL model. It cannot be used in conjunction with ralgen options -g/gen_c,
 -b, -d/top domain, -e/ext ud or -c.

The generated RTL is of a predetermined style and assumes a specific read/write protocol. You must implement a suitable decoding function between the actual bus interface used by the block and the generated register RTL.

The generated register RTL code uses a single clock signal. You are responsible for any clock domain crossing issues between the generated register RTL and the clock domain of the bus interface.

All generated files are written in the directory specified with the -R option. Each file contains a single module and is named according to the module name with the .sv suffix. This allows you to override a generated module with a user-provided one by locating the user-defined module in a directory that is searched before the ralgen generated RTL directory, using the +incdir option for simulation, or the search-path variable in synthesis.

This section contains the following topics:

- "User RTL" on page ix
- "Host-Side Protocol" on page xi
- "Design-Side Protocol" on page xii
- "Design-Side Protocol for External Fields" on page xv

User RTL

To use the generated RTL modules that implement the registers and address decoders specified in the RALF file, instantiate the appropriate block and host interfaces and block and system modules. As long as the system and block type names do not change, it is not necessary to change your code. As registers or fields are modified, the corresponding design-side signals located in the block interfaces will be modified. The latter changes may require modifications in your code, but only for the portions that make use of the changed registers or fields.

For example, the generated RTL from the following RALF file:

```
system s1 {
   bytes 1;
   system s2 @'h1000 {
      bytes 1
      block b4;
   }
   block b1 @'h2000;
}
```

can be instantiated in your RTL as follows:

File b1.sv:

```
`include "vmm_ral_host_itf.sv"
  include "ral_blk_b1_rtl.sv"

module b1(vmm_ral_host_itf.slave hst, ...);

ral_blk_b1_itf ral_io();
ral_blk_b1_rtl ral(hst, ral_io.regs);
...
endmodule
```

```
File b4.sv:
```

```
`include "vmm_ral_host_itf.sv"
  include "ral_blk_b4_rtl.sv"

module b4(vmm_ral_host_itf.slave hst, ...);

ral_blk_b4_itf ral_io();
ral_blk_b4_rtl ral(hst, ral_io.regs);
...
endmodule
```

File s1.sv:

```
`include "vmm_ral_host_itf.sv"
   include "ral_sys_s1_rtl.sv"
   include "b1.sv"
   include "s2.sv"

module s1(input bit clk, input bit rstn, ...);

vmm_ral_host_itf hst_bus(clk, rstn);
vmm_ral_host_itf s2_bus(clk, rstn);
vmm_ral_host_itf b1_bus(clk, rstn);
ral_sys_s1_rtl ral(hst_bus.slave, s2_bus.master, b1_bus.master);
s2 s2_i(s2_bus.slave);
b1 b1_i(b1_bus.slave);
...
endmodule
```

File s2.sv:

```
`include "vmm_ral_host_itf.sv"
  include "ral_sys_s1_s2_rtl.sv"
  include "b4.sv"

module s2(vmm_ral_host_itf.slave hst, ...);

vmm_ral_host_itf b4_bus(hst.clk, hst.rstn);
ral_sys_s1_s2_rtl ral(hst, b4_bus.master);
b4 b4_i(b4_bus.slave);
...
endmodule
```

Host-Side Protocol


The generated RTL assumes that the host-side protocol is implemented using the signals shown in Table 2-1. Unless otherwise specified, all signals are active high and are sampled at the rising edge of the clock. The direction is specified with respect to the slave size.

Table 2-1 Host-Side Signals

Name	Width	Direction	Description
hst_adr	М	Input	Address offset within the register file, block, or system.
hst_wdat	N	Input	Write data value. How this value is interpreted depends on the type of field being written.
hst_sel	В	Input	When HIGH, the field or corresponding byte lane in the register, block, or system is selected. When LOW, the field or byte lane is not selected and the corresponding "hst_rdat" value is ignored.
hst_wen	I	Input	When HIGH, indicates a write cycle. When LOW, indicates a read cycle.
hst_rdat fld_out	N	Output	Current value in the field or register. Current value of the selected register in the block or system.
hst_ack	I	Output	When HIGH, acknowledges completion of a write cycle. Read cycles are not acknowledged.

The default implementation for the fields assumes that the host-side protocol for read and write accesses is as shown in Figure 2-1.

Figure 2-1 Host-Side Protocol



Design-Side Protocol


The generated RTL provides the design side with the signals in Table 2-2 (where functionally relevant). Unless otherwise specified, all signals are active high and are sampled at the rising edge of the clock. The direction is specified with respect to the generated RTL code. It is not necessary for a design to make use of all output signals, but all input signals must be driven. If a function provided by an input signal is not used, it must be driven to an inactive state.

Table 2-2 Design-Side Signals

Name	Width	Direction	Description
fld_adr	M	Output	Address offset, within the memory.
fld_in	N	Input	Update data value. How this value is interpreted depends on the type of field being updated.
fld_wen	1	Input	When HIGH, the field, register, block, or system is to be updated, based on the "fld_in" value.
fld_wr	1	Output	A write cycle was performed on a system, block, memory, or register.
fld_rd	1	Output	A read cycle was performed on a system, block, memory, or register.
fld_out	N	Output	Current value in the field or register.

The default implementation for the fields assumes that the designside protocol for read and write accesses (where relevant) is as shown in Figure 2-2.

Figure 2-2 Design-Side Protocol



Only the design-side signals required by the functionality of a field are generated. Table 2-3 defines which design-side signals are included for the various field types. It also shows how the input value is interpreted by the default implementation of the field.

Table 2-3 Design-Side Signals by Field Type

Name	RW	RO	WO	RC	W1C	A0	A1	RU
fld_in	As-is	As-is	No	Set Mask	Set Mask	Clr Mask	Set Mask	As-is
fld_wen	Yes	No	No	Yes	Yes	Yes	Yes	Yes
fld_wr	Yes	No	Yes	No	Yes	Yes	Yes	No
fld_rd	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes
fld_out	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes

Design-Side Protocol for External Fields


For fields that are assumed to be implemented by the design, and not in the generated RTL, the generated RTL provides the design side with the signals shown in Table 2-4 (where functionally relevant). Unless otherwise specified, all signals are active high and are sampled at the rising edge of the clock. The direction is specified with respect to the generated RTL code. It is not necessary for a design to make use of all output signals, but all input signals must be driven. If a function provided by an input signal is not used, it must be driven to an inactive state.

Table 2-4 Design-Side Signals in the Generated RTL

Name	Width	Direction	Description
fld_sel	1	Output	When HIGH, the field is selected and must be read or written by the design. When LOW, all other signals should be ignored by the design.
fld_wdat	N	Output	Write data value.
fld_wen	1	Input	When HIGH, indicates a write cycle. When LOW, indicates a read cycle.
fld_rdat	N	Input	Current value in the field.

The generated RTL assumes that the design-side protocol for read and write accesses of an externally-implemented field are as shown in Figure 2-3.





An external field may not span multiple physical addresses in the generated RTL.

Data Input and Output Requirements

The only user input requirement is a syntactically correct RALF file. No modifications are necessary.

An auxiliary input is a set of files containing the RTL implementation for fields based on the field type. Each file, named vmm_ral_fieldtype_field_rtl.sv, must contain the definition of a module named vmm_ral_fieldtype_field_rtl, where fieldtype is the type of the field (for example, rw, wo, and so on). A default implementation is provided in a VMM distribution and included in Appendix D. It is possible to override these default implementations by providing a different implementation that must be picked up before the default ones via a suitable module search order (for example the -y VCS command-line option).

The following sections describe the RTL code generated that corresponds to the various RALF constructs.

This section contains the following topics:

- "Registers" on page xvii
- "Blocks" on page xxi
- "Memories" on page xxv
- "Multiple Domains" on page xxviii
- "Register Arrays" on page xxxi
- "Register Files" on page xxxiii
- "Register File Arrays" on page xxxv
- "Systems" on page xxxvii
- "Unsupported RALF Constructs and Functionality" on page xxxix

Registers

For every register definition, a module is generated. The module is named according to the unique scoped register type name and contains instances of the appropriate field modules. A single set of host-side signals is included in the module pins. A set of design-side signals is included for each field in the register.

The RTL generation template for a register is:

```
<read value concatenation>
endmodule
```

For example, the following RALF declaration:

```
register r1 {
   bytes 4;
   field f10 @0 {bits 8; access rw;}
   field f11 @16 {bits 8; access ro;}
}
```

will generate the following corresponding RTL:

```
module ral reg r1 rtl(input
                                     clk,
                       input
                                     rstn,
                      input [31:0] hst_wdat,
                       output [31:0] hst rdat,
                       input [ 3:0] hst sel,
                       input
                                     hst wen,
                       output [ 7:0] f10 out,
                                     f10_rd, f10 wr,
                       output
                       input [7:0] f10 in,
                       input
                                     f10 wen,
                       input [ 7:0] f11 in);
vmm ral rw field rtl #(8, 8'b0)
   f10(clk, rstn, f10 out,
       hst wdat[7:0], hst sel[0], hst wen,
       f10 in, f10 wen);
       [ 7:0] f11 out;
vmm ral ro field rtl #(8)
   f11(clk, rstn, f11 in, f11 out);
vmm ral notifier rtl n(clk, rstn, hst sel[0], hst wen,
                         f10 rd, f10 wr);
assign hst rdat[31:0] = \{f11 \text{ out}, 8'b0, f10 \text{ out}\};
endmodule
```

Shared registers are generated in an identical fashion: the sharing is implemented in the block RTL code.

Registers with External Fields

Fields of type OTHER and USER are assumed to be implemented by the design. Therefore, their design-side signals are those of an external field instead of those of a type-specific internal field.

For example, the following RALF declaration:

```
register r2 {
  bytes 1;
  field f20 {bits 2; access user0; }
  field f21 {bits 3; access ru; }
  field f22 {bits 3; access other;}
}
```

```
module ral reg r2 rtl(input
                                   clk,
                      input
                                   rstn,
                      input [7:0] hst wdat,
                      output [7:0] hst rdat,
                      input [0:0] hst sel,
                      input
                                   hst wen,
                      output
                                   f20 sel,
                      output [1:0] f20 wdat,
                                   f20 wen,
                      output
                      input [1:0] f20 rdat,
                      output [2:0] f21 out,
                                   f21 rd,
                      output
                      input [2:0] f21 in,
                      input
                                   f21 wen,
                                   f22 sel,
                      output
                      output [2:0] f22 wdat,
                      output
                                   f22 wen,
                      input [2:0] f22 rdat);
assign f20 sel = hst sel[0];
assign f20 wdat = hst wdat[1:0];
assign f20 wen = hst wen;
vmm ral rw field rtl #(3, 2'b0)
   f21(clk, rstn, f21 out,
       hst wdat[4:2], hst sel[0], hst wen,
```

Fields Spanning Byte Boundaries

To support combining registers, blocks, and systems of different bus widths, individual byte lane selection signals are used in the generated RTL. As long as narrower buses are instantiated in wider buses, there are no problems, but when a wider bus is instantiated in a narrower bus, accesses to the registers must be broken up into multiple accesses. If a field spans a byte boundary, it might straddle different physical addresses in the final RTL. In that case, a warning is issued by the code generator and the field is split across multiple fields wholly contained in a byte lane.

Because there is only one fld_wr and fld_rd notification flag per field, a warning will be issued by ralgen for every field spanning multiple physical addresses.

External fields must always be accessible via a single physical address. An error will be issued by ralgen if RTL code is generated for a RALF description containing an external field that spans multiple physical addresses.

For example, the following RALF declaration:

```
register r3 {
   bytes 2;
```

```
field f30 {bits 16; access rw; }
}
```

will generate the following corresponding RTL:

```
module ral reg r3 rtl(input
                                     clk,
                       input
                                     rstn,
                       input
                              [31:0] hst wdat,
                       output [31:0] hst rdat,
                       input [ 3:0] hst sel,
                                     hst wen,
                       input
                       output [15:0] f30 out,
                                     f30 rd, f30 wr,
                       output
                       input [15:0] f30 in,
                                     f30 wen);
                       input
vmm ral rw field rtl #(8, 8'b0)
   f30_7_0(clk, rstn, f30_out[7:0],
           hst wdat[7:0], hst sel[0], hst wen,
           f30 in[7:0], f30 wen);
vmm ral rw field rtl #(8, 8'b0)
   f30 15 8(clk, rstn, f30 out[15:8],
            hst wdat[15:8], hst sel[1], hst wen,
            f30_in[15:8], f30_wen);
vmm ral notifier rtl n(clk, rstn, |hst sel[1:0], hst wen,
                         f30 rd, f30 wr);
assign hst rdat[15:0] = \{f30 \text{ out}\};
endmodule
```

Blocks

For every block definition, an interface and a module are generated. The interface and module are named according to the unique scoped block type name. The module contains instances of the appropriate register modules. The interface contains a set of design-side signals for each field in the block. The module pins include a host-side slave interface and a block design-side interface.

The RTL generation template for a block is:

For example, the following RALF declaration:

```
block b1 {
   bytes 2;
   register r1;
   register r2=rx;
   register r2=ry @'h0100;
}
```

```
interface ral blk b1 itf();
logic [7:0] f10 out;
logic f10 rd, f10 wr;
logic [7:0] f10 in;
           f10 wen;
logic
logic [7:0] f11 in;
           rx_f20_sel, rx f20 wen;
logic [1:0] rx f20 wdat;
logic [1:0] rx f20 rdat;
logic [2:0] rx f21 out;
          rx f21 rd;
logic [2:0] rx f21 in;
logic rx_f21_wen;
logic
          rx f22 sel, rx f22 wen;
logic [2:0] rx_f22_wdat;
logic [2:0] rx f22 rdat;
```

```
logic
            ry f20 sel, ry f20 wen;
logic [1:0] ry f20 wdat;
logic [1:0] ry f20 rdat;
logic [2:0] ry f21 out;
logic
            ry f21 rd;
logic [2:0] ry_f21_in;
logic
            ry f21 wen;
            ry f22 sel, ry f22 wen;
logic
logic [2:0] ry_f22_wdat;
logic [2:0] ry f22 rdat;
modport regs (output f10 out, f10 rd, f10 wr,
             input f10 in, f10 wen,
             input f11 in,
             output rx f20 sel, rx f20 wen, rx f20 wdat,
             input rx f20 rdat,
             output rx f21 out, rx f21 rd,
             input rx f21 in, rx f21 wen,
             output rx f22 sel, rx f22 wen, rx f22 wdat,
             input rx f22 rdat,
             output ry f20 sel, ry f20 wen, ry f20 wdat,
             input ry f20 rdat,
             output ry f21 out, ry f21 rd,
             input ry f21 in, ry_f21_wen,
             output ry f22 sel, ry f22 wen, ry f22 wdat,
             input ry f22 rdat);
modport usr(input f10 out, f10 rd, f10 wr,
            output f10 in, f10 wen,
            output f11 in,
            input rx \overline{f}20 sel, rx f20 wen, rx f20 wdat,
            output rx f20 rdat,
            input rx f21 out, rx f21 rd,
            output rx f21 in, rx_f21_wen,
            input rx f22 sel, rx f22 wen, rx f22 wdat,
            output rx f22 rdat,
            input ry f20 sel, ry f20 wen, ry f20 wdat,
            output ry f20 rdat,
            input ry_f21_out, ry_f21_rd,
            output ry f21 in, ry f21 wen,
            input ry f22 sel, ry f22 wen, ry f22 wdat,
            output ry f22 rdat);
```

endinterface

```
module ral blk b1 rtl(vmm ral host itf.slave
                                                hst,
                       ral blk b1 itf.regs
                                                usr);
reg [3:0] r1 sel;
reg rx sel, ry sel;
always @(*)
begin
   r1 sel = 0;
   rx sel = 0;
   ry_sel = 0;
   hst.ack = 0;
   case (hst.adr)
      0: begin
            r1 \text{ sel} = \{2'b00, \text{ hst.sel}[1:0]\};
            hst.ack = hst.wen;
         end
      1: begin
            r1 sel = {hst.sel[1:0], 2'b00};
            hst.ack = hst.wen;
         end
      2: begin
            rx sel = 1;
            hst.ack = hst.wen;
         end
      'h0100: begin
                  ry_sel = 1;
                 hst.ack = hst.wen;
              end
   endcase
end
wire [31:0] r1 out;
ral reg r1 rtl r1(hst.clk, hst.rstn,
                   {hst.wdat[15:0], hst.wdat[15:0]},
                   r1 out, r1 sel, hst.wen,
                   usr.f10 out, usr.f10 rd, usr.f10 wr,
                   usr.f10_in, usr.f10_wen, usr.f11_in);
wire [7:0] rx out;
ral reg r2 rtl rx(hst.clk, hst.rstn,
                   hst.wdat[7:0], rx out, rx_sel, hst.wen,
           usr.rx f20 sel, usr.rx f20 wdat, usr.rx f20 wen,
            usr.rx f20 rdat, usr.rx f21 out, usr.rx f21 rd,
             usr.rx f21 in, usr.rx f21 wen, usr.rx f22 sel,
                   usr.rx f22 wdat, usr.rx f22 wen,
usr.rx f22 rdat);
```

```
wire [7:0] ry out;
ral reg r2 rtl ry(hst.clk, hst.rstn,
                  hst.wdat[7:0], ry_out, ry_sel, hst.wen,
           usr.ry f20 sel, usr.ry f20 wdat, usr.ry f20 wen,
            usr.ry f20 rdat, usr.ry f21 out, usr.ry f21 rd,
            usr.ry_f21_in, usr.ry_f21_wen, usr.ry_f22_sel,
                  usr.ry f22 wdat, usr.ry f22 wen,
usr.ry f22 rdat);
reg [15:0] _rdat;
always @(*)
begin
   rdat = 16'b0;
   unique casez ({|r1 sel[3:2], |r1 sel[1:0], |rx sel,
|ry sel})
      4'b1???: _rdat = r1_out[31:16];
      4'b?1??: _rdat = r1_out[15:0];
      4'b??1?: _rdat[7:0] = rx_out;
      4'b???1: _rdat[7:0] = ry_out;
      4'b0000: rdat = 15'b0;
   endcase
end
assign hst.rdat[15:0] = rdat;
endmodule
```

Memories

All memory instances are assumed to be external. For each memory instance, a set of design-side signals is included in the block interface.

For example, the following RALF declaration:

```
block b2 {
  bytes 4;
  register r1;
  memory m1 @'h0100 {
    bits 16;
```

```
size 256;
   access rw;
}
memory m2 @'h1000 {
   bits 23;
   size 1k;
   access ro;
}
```

```
interface ral blk b2 itf();
logic [7:0] f10 out;
logic
            f10 rd, f10 wr;
logic [7:0] f10 in;
            f10 wen;
logic
logic [7:0] f11 in;
logic [ 1:0] m1 sel;
logic [ 7:0] m1 adr;
logic [15:0] m1 rdat;
logic [15:0] m1_wdat;
logic
             m1 wen;
logic [ 2:0] m2 sel;
logic [ 9:0] m2 adr;
logic [22:0] m2_rdat;
modport regs(output f10_out, f10_rd, f10_wr,
             input f10 in, f10 wen,
             input f11 in,
             output m1 sel, m1 adr, m1 wdat, m1 wen,
             input m1 rdat,
             output m2 sel, m2 adr,
             input m2 rdat);
modport usr(input f10 out, f10 rd, f10 wr,
            output f10_in, f10_wen,
            output f11 in,
            input m1_sel, m1_adr, m1_wdat, m1_wen,
            output m1 rdat,
            input m2 sel, m2 adr,
            output m2 rdat);
```

```
endinterface
```

```
module ral blk b2 rtl(vmm ral host itf.slave
                                               hst,
                      ral blk b2 itf.regs
                                               usr);
reg [3:0] r1_sel;
reg [1:0] m1 sel;
reg [2:0] m2 sel;
always @(*)
begin
   r1 sel = 0;
   m1 sel = 0;
   m2 sel = 0;
   hst.ack = 0;
   case (hst.adr)
      0: begin
            r1 sel = hst.sel[3:0];
            hst.ack = hst.wen;
         end
   endcase
   if (hst.adr >= 'h0100 && hst.adr <= 'h01FF) begin
      m1 sel = hst.sel[1:0];
      hst.ack = hst.wen;
   end
   if (hst.adr >= 'h1000 && hst.adr <= 'h13FF) begin
      m2 sel = hst.sel[2:0];
      hst.ack = hst.wen;
   end
end
wire [31:0] r1 out;
ral reg r1 rtl r1(hst.clk, hst.rstn, hst.wdat[31:0],
                  r1 out, r1 sel, hst.wen,
           usr.f10 out, usr.f10 rd, usr.f10 wr, usr.f10 in,
                  usr.f10 wen, usr.f11 in);
assign usr.ml_adr = hst.adr - 'h0100;
assign usr.m1 wdat = hst.wdat[15:0];
assign usr.ml wen = hst.wen;
assign usr.m2 adr = hst.adr - 'h1000;
reg [31:0] _rdat;
always @(*)
begin
```

```
unique casez ({|r1_sel, |m1_sel, |m2_sel})
    3'b1??: _rdat = r1_out;
    3'b?1?: _rdat[15:0] = usr.m1_rdat;
    3'b??1: _rdat[21:0] = usr.m2_rdat;
    3'b000: _rdat = 32'b0;
    endcase
end
assign hst.rdat = _rdat;
endmodule
```

Shared memories are generated in an identical fashion: the sharing is implemented in the block RTL code.

Multiple Domains

The arbitration between different physical interfaces for different domains is handled by the generated RTL code for the multi-domain block. All domains are assumed to conform to the host-side protocol and are synchronized to the same clock. For each domain, a host-side slave interface is included in the block module pins.

When multiple domains attempt to write a shared register during the same cycle, the domain declared first has priority.

For example, the following RALF declaration:

```
register r4 {
   bytes 1;
   field f1 {bits 8; access ro};
}

register r5 {
   bytes 1;
   field f2 {bits 8; access rw};
   shared;
}
block b3 {
```

```
domain north {
    bytes 1;
    register r4=r1;
    register r5=r2;
}
domain south {
    bytes 1;
    register r4=r3;
    register r5=r2;
}
```

```
module ral blk b3 rtl(vmm ral host itf.slave north,
                      vmm_ral_host_itf.slave south,
                      ral blk b3 itf.regs
reg r1 sel;
reg north r2 sel;
reg south_r2_sel;
req [7:0] r2 in;
reg
          r2 wen;
reg r3_sel;
always @(*)
begin
   r1 sel = b0;
   north r2 sel = b0;
   south r2 sel = b0;
   r2 in = bx;
   r2 wen = b0;
   r3 sel = b0;
   north.ack = 0;
   south.ack = 0;
   case (south.adr)
      0: begin
            r3 sel = south.sel[0];
            south.ack = south.wen;
          end
      1: begin
            south_r2_sel = south.sel[0];
            r2 in = south.wdat[7:0];
            r2 wen = south.wen;
            south.ack = south.wen;
```

```
end
   endcase
   case (north.adr)
      0: begin
            r1 sel = north.sel[0];
            north.ack = north.wen;
         end
      1: begin
            north r2 sel = north.sel[0];
            if (north.wen) begin
               if (r2 \text{ wen}) south.ack = 0;
               r2 wen = 1;
               r2 in = north.wdat[7:0];
               north.ack = 1;
            end
         end
   endcase
end
wire [7:0] r1 out;
ral reg r4 rtl r1(north.clk, north.rstn,
                north.wdat[7:0], r1 out, r1 sel, north.wen,
                  usr.rl f1 in);
wire [7:0] r2 out;
wire r2 sel = north_r2_sel | south_r2_sel;
ral reg r5 rtl r2(north.clk, north.rstn,
                  r2 in, r2 out, r2 sel, r2 wen,
               usr.f2 out, usr.f2 rd, usr.f2 wr, usr.f2 in,
                  usr.f2 wen);
wire [7:0] r3 out;
ral reg r4 rtl r3(south.clk, south.rstn,
                south.wdat[7:0], r3 out, r3 sel, south.wen,
                  usr.r3 f1 in);
reg [7:0] north rdat;
always @(*)
begin
   unique casez ({r1 sel, r2_sel})
      2'b1?: north rdat = r1 out;
      2'b?1: north rdat = r2 out;
      2'b00: _north_rdat = 8'b0;
   endcase
end
```

```
assign north.rdat[7:0] = _north_rdat;
reg [7:0] _south_rdat;
always @(*)
begin
    unique casez ({r1_sel, r2_sel})
        2'b1?: _south_rdat = r3_out;
        2'b?1: _south_rdat = r2_out;
        2'b00: _south_rdat = 8'b0;
    endcase
end
assign south.rdat[7:0] = _south_rdat;
endmodule
```

Register Arrays

Register arrays present a challenge because they can easily create a large number of fields. One possibility would be to flatten the register arrays, but this would create a large number of signals in the block interface. Another approach would be to add an array offset to the design-side interface and consider its value whenever a field in the register array is read or written from the design. However, this would limit access to a single register in the array per clock cycle and make it impossible to concurrently access different fields at different offsets in the array.

Register arrays are implemented using generated instances of the individual register modules and the corresponding design-side signals are provided as arrays.

For example, the following RALF declaration:

```
block b4 {
   bytes 1;
   register r4[256];
}
```

```
interface ral blk b4 itf();
logic [7:0] f1 in[256];
modport regs(input f1 in);
modport usr(output f1 in);
endinterface
module ral blk b4 rtl(vmm ral host itf.slave hst,
                      ral blk b4 itf.regs
reg [7:0] r4 sel i;
reg r4 sel[256];
always @(*)
begin
   reg [31:0] i;
   hst.ack = 0;
   r4 sel i = bx;
   for (i = 0; i < 256; i = i + 1) begin
      r4 sel[i] = b0;
      if (hst.adr == 0 + i*1) begin
         r4 sel[i] = hst.sel[0];
          r4 \text{ sel } i = i;
         hst.ack = hst.wen;
      end
   end
end
wire [7:0] r4 out [256];
genvar _r4_i;
generate for ( r4 i=0; r4 i<256; r4 i= r4 i+1)
   begin: r4
      ral reg r4 rtl i(hst.clk, hst.rstn, hst.wdat[7:0],
                     r4 out[ r4 i], r4 sel[ r4 i], hst.wen,
                       usr.f1 in[ r4 i]);
   end
endgenerate
reg [7:0] rdat;
always @(*)
```

```
begin: muxout
   unique casez ({|r4_sel[_r4_sel_i]})
     1'b1: _rdat = r4_out[_r4_sel_i];
     1'b0: _rdat = 8'b0;
   endcase
end
assign hst.rdat[7:0] = _rdat;
endmodule
```

Register Files

For every regfile definition, a module is generated. The module is named according to the unique scoped regfile type name and contains instances of the appropriate register modules. A set of host-side slave interfaces is included in the module pins. A set of design-side signals is included for each field in the register file.

The RTL generation template for a register file is:

For example, the following RALF declaration:

```
block b5 {
   bytes 1;
   regfile rf {
      register r4;
      register r4=r5;
   }
}
```

```
module ral rfile b5 rf rtl(input
                                          clk,
                           input
                                         rstn,
                  input ['VMM RAL ADDR WIDTH-1:0] hst adr,
                                 [31:0] hst wdat,
                           input
                           output logic [31:0] hst rdat,
                           input [ 3:0] hst sel,
                                         hst wen,
                           input
                           output logic hst ack,
                           input [ 7:0] r4 f1 in,
                           input [ 7:0] r5 f1 in);
reg r4 sel;
reg r5 sel;
always @(*)
begin
   r4 sel = 0;
   r5 sel = 0;
   hst_ack = 0;
   case (hst adr)
      0: begin
            r4 sel = hst sel[0];
            hst ack = hst wen;
         end
      1: begin
            r5 sel = hst sel[0];
            hst ack = hst wen;
         end
   endcase
end
wire [7:0] r4 out;
ral reg r4 rtl r4(clk, rstn, hst wdat[7:0],
                  r4 out, r4 sel, hst wen,
                  r4 f1 in);
wire [7:0] r5 out;
ral reg r4 rtl r5(clk, rstn, hst wdat[7:0],
                  r5 out, r5 sel, hst wen,
                  r5 f1 in);
reg [7:0] rdat;
always @(*)
begin
   unique_casez ({|r4_sel, |r5_sel})
      2'b1?: _rdat = r4_out;
      2'b?1: rdat = r5 out;
```

```
2'b00: _rdat = 8'b0;
endcase
end
assign hst_rdat[7:0] = _rdat;
endmodule
```

Register files are typically used as register file arrays. A simple register file will be generated as if it were a register file array of size 1.

Register File Arrays

Register file arrays are implemented in a fashion similar to register arrays.

For example, the following RALF declaration:

```
block b5 {
   bytes 1;
   regfile rf[256] {
      register r4;
      register r4=r5;
   }
}
```

```
module ral blk b5 rtl(vmm ral host itf.slave hst,
                      ral blk b5 itf.regs
reg [7:0] rf sel i;
reg rf sel[256];
always @(*)
begin
   reg [31:0] i;
   hst.ack = 0;
   rf sel i = bx;
   for (i = 0; i < 256; i = i + 1) begin
      rf sel[i] = b0;
      if (hst.adr == 0 + i*1) begin
         rf sel[i] = hst.sel[0];
          rf_sel_i = i;
         hst.ack = hst.wen;
      end
   end
end
wire [7:0] rf out [256];
genvar _rf_i;
generate for (rf i=0; rf i<256; rf i= rf i+1)
   begin: r1
     ral rfile b5 rf rtl i(hst.clk, hst.rstn, hst.adr - 0,
                           hst.wdat[7:0], rf out[ rf i],
                           rf sel[ rf i], hst.wen,
                usr.r4 f1 in[_rf_i], usr.r5_f1_in[_rf_i]);
   end
endgenerate
reg [7:0] rdat;
always @(*)
begin: muxout
   unique casez ({ | rf sel[ rf sel i] })
      1'b1: _rdat = rf_out[_rf_sel_i];
      1'b0: rdat = 8'b0;
   endcase
end
assign hst.rdat[7:0] = rdat;
endmodule
```

Systems

For every system definition, a module is generated. The module is named according to the unique scoped system type name. A host-side slave interface for each domain is included in the module pins. A host-side master interface is included for each module and subsystem instantiated in the system.

The RTL generation template for a system is:

For example, the following RALF declaration:

```
system s1 {
   bytes 1;
   system s2 @'h1000 {
      bytes 1
      block b4;
   }
   block b1 @'h2000;
}
```

```
end
   if (hst.adr >= 'h2000 && hst.adr <= 'h2000 + 7) begin
      b1.sel[1] = hst.sel[0] & hst.adr[0];
      b1.sel[0] = hst.sel[0] & ~hst.adr[0];
   end
end
assign s2.adr = hst.adr - 'h1000;
assign s2.wdat = hst.wdat;
assign s2.wen = hst.wen;
assign b1.adr = (hst.adr - 'h2000) >> 1;
assign b1.wdat = {hst.wdat[7:0], hst.wdat[7:0]};
assign b1.wen = hst.wen;
reg [7:0] _rdat;
always @(*)
begin: muxout
   unique casez ({s2.sel[0], b1.sel[1:0] })
      3'b1??: begin
                  rdat = s2.rdat;
                 hst.ack = s2.ack;
              end
      3'b?1?: begin
                  rdat = b1.rdat[15:8];
                 hst.ack = b1.ack;
              end
      3'b??1: begin
                  rdat = b1.rdat[7:0];
                 hst.ack = b1.ack;
              end
      3'b000: begin
                  rdat = 8'b0;
                 hst.ack = 0;
              end
   endcase
end
assign hst.rdat[7:0] = rdat;
endmodule
```

Unsupported RALF Constructs and Functionality

The following RALF constructs or RAL functionality are explicitly not supported and will be either ignored or a warning will be issued.

- Virtual registers
- Register files with a mix of shared and unshared registers
- Soft reset values
- Programmable base offset
- Programmable reset value

Appendix: RTL Implementation of RALF Fields

Default implementation for fields, provided in \$VCS_HOME/etc/rvm/shared/lib/RTL:

File vmm_ral_host_itf.v:

```
interface vmm ral host itf(input bit clk,
                           input bit rstn);
logic [`VMM RAL ADDR WIDTH-1:0] adr;
logic [`VMM RAL ADDR BYTES-1:0] sel;
logic [`VMM RAL DATA WIDTH-1:0] rdat;
logic [`VMM RAL DATA WIDTH-1:0] wdat;
logic
                                wen;
logic
                                ack:
modport master(input clk, rstn,
               output adr, sel, wdat, wen,
               input rdat, ack);
modport slave(input clk, rstn,
              input adr, sel, wdat, wen,
              output rdat, ack);
```

File vmm_ral_rw_field_rtl.v:

```
module vmm ral rw field rtl(
        clk, rstn, fld out,
        hst wdat, hst sel, hst wen,
        fld in, fld wen);
parameter width = 1;
parameter reset = 0;
input
                    clk, rstn;
output [width-1:0] fld out;
input [width-1:0] hst_wdat;
input
                    hst sel;
                    hst wen;
input
input [width-1:0] fld in;
input
                    fld wen;
reg [width-1:0] fld out;
always @(posedge clk or negedge rstn)
begin
   if (!rstn) begin
      fld out <= reset;</pre>
   end
   else begin
      if (fld wen) fld out <= fld in;
      else if (hst_sel && hst_wen) begin
         fld out <= hst wdat;</pre>
      end
   end
end
endmodule
```

File vmm_ral_ro_field_rtl.v:

File vmm_ral_wo_field_rtl.v:

```
module vmm ral wo field rtl(
        clk, rstn, fld out,
        hst wdat, hst sel, hst wen);
parameter width = 1;
parameter reset = 0;
input
                    clk, rstn;
output [width-1:0] fld out;
input [width-1:0] hst wdat;
input
                    hst sel;
                    hst wen;
input
req [width-1:0] fld out;
always @(posedge clk)
begin
   if (!rstn) begin
      fld out <= reset;</pre>
   else if (hst sel && hst wen) begin
      fld out <= hst wdat;</pre>
   end
end
endmodule
```

File vmm_ral_a0_field_rtl.v:

```
module vmm_ral_a0_field_rtl(
          clk, rstn, fld_out,
          hst_wdat, hst_sel, hst_wen,
          fld in, fld wen);
```

```
parameter width = 1;
parameter reset = 0;
                    clk, rstn;
input
output [width-1:0] fld out;
input [width-1:0] hst wdat;
                    hst sel;
input
input
                    hst wen;
input
      [width-1:0] fld in;
                    fld wen;
input
reg [width-1:0] fld out;
always @(posedge clk or negedge rstn)
begin
   if (!rstn) begin
      fld out <= reset;</pre>
   end
   else begin
      case ({hst sel, hst wen, fld wen})
      3'b111: fld_out <= (fld_out | hst_wdat) & ~fld_in;
      3'b110: fld_out <= fld_out | hst_wdat;</pre>
      3'b001: fld out <= fld out & ~fld in;
      endcase
   end
end
endmodule
```

File vmm_ral_a1_field_rtl.sv:

```
input
                    fld wen;
reg [width-1:0] fld out;
always @(posedge clk or negedge rstn)
begin
   if (!rstn) begin
      fld out <= reset;</pre>
   else begin
      case ({hst sel, hst wen, fld wen})
      3'b111: fld out <= (fld out & hst wdat) | fld in;
      3'b110: fld out <= fld out & hst wdat;
      3'b001: fld out <= fld out | fld in;
      endcase
   end
end
endmodule
```

File vmm_ral_w1c_field_rtl.v:

```
module vmm ral w1c field rtl(
        clk, rstn, fld out,
        hst wdat, hst sel, hst wen,
        fld in, fld wen);
parameter width = 1;
parameter reset = 0;
                    clk, rstn;
input
output [width-1:0] fld out;
input [width-1:0] hst wdat;
input
                    hst sel;
                    hst wen;
input
input [width-1:0] fld in;
input
                    fld wen;
req [width-1:0] fld out;
always @(posedge clk or negedge rstn)
begin
   if (!rstn) begin
      fld out <= reset;</pre>
   end
```

```
else begin
    case ({hst_sel, hst_wen, fld_wen})
    3'b111: fld_out <= (fld_out & ~hst_wdat) | fld_in;
    3'b110: fld_out <= fld_out & ~hst_wdat;

    3'b001: fld_out <= fld_out | fld_in;
    endcase
    end
end
end</pre>
```

File vmm_ral_rc_field_rtl.v

```
module vmm ral rc field rtl(
        clk, rstn, fld out,
        hst wdat, hst sel, hst wen,
        fld in, fld wen);
parameter width = 1;
parameter reset = 0;
input
                    clk, rstn;
output [width-1:0] fld out;
input [width-1:0] hst wdat;
input
                    hst sel;
input
                    hst wen;
      [width-1:0] fld in;
input
input
                    fld wen;
reg [width-1:0] fld out;
always @(posedge clk or negedge rstn)
begin
   if (!rstn) begin
      fld out <= reset;</pre>
   end
   else begin
      case ({hst_sel, fld_wen})
      2'b11: fld out <= fld in;
      2'b10: fld out <= 0;
      2'b01: fld out <= fld out | fld in;
      endcase
   end
end
```

File vmm_ral_ru_field_rtl.v:

```
module vmm ral ru field rtl(
        clk, rstn, fld_out,
        hst wdat, hst sel, hst wen,
        fld in, fld wen);
parameter width = 1;
parameter reset = 0;
                    clk, rstn;
input
output [width-1:0] fld out;
       [width-1:0] hst wdat;
input
                    hst sel;
input
input
                    hst wen;
input [width-1:0] fld in;
                    fld wen;
input
reg [width-1:0] fld out;
always @(posedge clk or negedge rstn)
begin
   if (!rstn) begin
      fld out <= reset;</pre>
   else if (fld wen) begin
      fld out <= fld in;</pre>
   end
end
endmodule
```

File vmm_ral_rw_notifier_rtl.v:

```
module vmm_ral_notifier_rtl(clk, rstn, sel, wen, rd, wr);
  input sel, wen;
  input clk, rstn;
  output rd, wr;

reg rd, wr;

always @(posedge clk or negedge rstn)
```

```
begin
    if (!rstn) begin
        rd <= 0;
        wr <= 0;
    end
    else begin
        rd <= sel & ~wen;
        wr <= sel & wen;
    end
end</pre>
```