

ECE 4270: Computer Architecture, Spring 2021 LAB 1: MIPS Simulator

February 16, 2021

Samuel Bishop-Gutknecht

Wan Fatimah Wan Nawawi

Introduction

Microprocessor without Interlocked Pipeline Stages (MIPS) is a Reduced Instruction Set Computer (RISC) architecture that can access the memory using only the load and store instructions and transfer data between the main memory and the registers. The Arithmetic-Logic Unit (ALU) can perform on the registers only and not in the memory. There are three CPU instruction formats for MIPS and each format consists of a 32-bit. The three instructions are immediate (I-type), jump (J-type), and register (R-type). The CPU register consists of 32 general purpose registers, a program counter (PC) register, a high register for multiplication and division operations (HI), and a low register for multiplication and division operations (LO). The register at location zero (r0) stores the value 0 or to discard any results from running the instruction. While the register at location 31 (r31) stores the address from jump and link instruction.

The objective of this lab is to implement two functions in a given code that would simulate the 32-bit MIPS ISA simulation. The first function is the 'handle_instruction()' that would simulate each new instruction by identifying the type of instruction and executing the instruction and its operands. The second function 'print_instruction()' is to print each instruction after identifying each instruction in the register.

Implementation

handle instruction()

For the instructions, we start by loading the instructions from the memory using the given function mem_read_32. After reading the instructions from the memory, we would mask the instructions, by obtaining and storing the opcode, rt, rd, rs, base, function, target and immediate value.

To retrieve the values stored in the address, we would assign the value '1' on the specific bits of the address for each register. The operand code (special) is located on bit 31-26. The register specifier (rs) is obtained by masking the address on bit 25-21. The temporary register (rt), is obtained by masking the address on bit 20-16. The destination register (rd) can be obtained by masking the address on bit 15-11. The shift amount (sa) is obtained on the 10-6. The function field (function) is obtained on bit 5-0. The target jump address (target) can be obtained in bit 25-0. The immediate value (immediate) is obtained on bit 15-0.

```
uint32_t instruction = mem_read_32(addr);
                                                   // Mask for bits 26-31
uint32_t specialMask = 0xFC0000000;
uint32_t rsMask = 0x03E000000;
uint32_t rtMask = 0x001F0000;
uint32_t rdMask = 0x0000F800;
uint32_t functMask = 0x00000003F;
uint32 t immediateMask = 0x0000FFFF;
uint32_t branchMask = 0x001F0000;
uint32_t special
                  = (instruction & specialMask)
                                                  >> 26; // Shifting to get correct digits
                   = (instruction & rsMask)
                                                   >> 21;
                   = (instruction & rtMask)
uint32 t rd
                   = (instruction & rdMask)
                                                   >> 16;
uint32_t function
                  = instruction & functMask;
uint32_t immediate = instruction & immediateMask;
uint32 t branch = instruction & branchMask;
```

Figure 1. Setting up masks and register variables

After determining the instruction, we would perform the specific instruction simulation based on the appropriate masking values obtained. We were able to understand how to obtain these instructions based on the MIPS R4000 Microprocessor User's Manual by Joe Henrich. On page 36 of the manual, it states that there are three types of CPU instruction formats that require different registers to perform their specific instruction. Based on this information, we know that we require eight variables for all three registers and we can determine the bit location of each register in order to do the masking. In order to determine the instructions, a switch case was used to compare the opcode (bit 31-26) of the instructions. If bit 31-26 are all zeros, they are considered special instruction. Therefore, bits 5-0 are being checked to determine their special instruction. If bits 31-26 are "000001" they are considered REGIMM instruction, therefore bits 20-16 will be checked to determine their REGIMM instruction. Each instruction is coded based on their operation from the manual. By referring to the manual, we were able to determine the conditions to satisfy the instruction.

```
case 0b000110:
   sprintf(returnString, "BLEZ $%d, %d\n", rs, immediate);
   offset = offset << 2;
   if(((offset & 0x00008000)>>15)){
       offset = offset | 0xFFFF0000;
    if(((CURRENT_STATE.REGS[rs] & 0x80000000)>>31) || (CURRENT_STATE.REGS[rs] == 0x00)){
        jumpAmmount = offset;
   break;
case 0b000001:
   switch (rt){
   case 0b00000:
       sprintf(returnString, "BLTZ $%d, %d\n", rs, immediate);
       offset = offset << 2;
            // sign extend (check if most significant bit is a 1)
            if(((offset & 0x00008000)>>15)){
                offset = offset | 0xFFFF0000;
            if(((CURRENT_STATE.REGS[rs] & 0x80000000)>>31)){
                jumpAmmount = offset; // changed
       break;
```

Figure 2. Example of handle instruction switch logic for the BLEZ and BLTZ instructions

print_instruction()

Performing the similar loading instructions from memory using the given function mem_read_32 and similar methods previously in the handle_instruction to mask in order to obtain the opcode, rt, rd, rs, base, immediate, base and other required values. Similarly to the handle_instruction(), after retrieving the required values, using a switch case to compare the opcode and printing the instructions based on the format of the instruction by referring from the manual.

Figure 3. Printing the associated instruction and register values with a switch case

Work Distribution:

Work Assigned	Assigned To
Location of Instructions	Zach
Switch Statement Logic for print_instruction() R-type Instructions	Zach
Switch Statement Logic for print_instruction() I-type Instructions	Zach
Switch Statement Logic for print_instruction() J-type Instructions	Zach
Figuring out the increment of program counter	Zach
Creation of Bit Masks	Sam
Switch Statement Logic for handle_instruction() R-type Instructions	Sam
Switch Statement Logic for handle_instruction() I-type Instructions	Sam
Switch Statement Logic for handle_instruction() J-type Instructions	Sam

Milestones and Implementation Decisions:

- 1. Creation of the bit masks for relevant CPU registers.
- 2. Application of bit masks onto the instruction to get register values.
- 3. Switch case logic to create individual cases for each specified MIPS instruction.
- 4. Application of print statements for each MIPS instruction in the print_instruction() function.
- 5. Copying the print_instruction code into the handle_instruction() function and application of opcode concept.
- 6. Implementation of code to put values within the registers in the data structures CURRENT_STATE and NEXT_STATE.

Results

Upon compiling the program using the mu-mips.c, mu-mips.h files, and the Makefile a mu-mips.exe executable was generated. The executable was then run using the test1.in file which contains 56 (32-bit) words containing MIPS instructions for interpretation by our program.

At the boot of our program the program indicates that it has received all 56 instructions, and it writes them into 4 byte long memory locations as shown below.

```
writing 0x2410000a into address 0x004000ac (4194476) writing 0x1c40fff3 into address 0x004000b0 (4194480) writing 0x2412000a into address 0x004000b4 (4194484) writing 0x0c100021 into address 0x004000b8 (4194488) writing 0x2414000a into address 0x004000bc (4194492) writing 0x03c0f809 into address 0x004000c0 (4194496) writing 0x00e0b027 into address 0x004000c4 (4194500) writing 0x32d67fff into address 0x004000c8 (4194504) writing 0x02cab826 into address 0x004000cc (4194508) writing 0x02cab826 into address 0x004000d0 (4194512) writing 0x02e00013 into address 0x004000d4 (4194516) writing 0x2402000a into address 0x004000d8 (4194520) writing 0x0000000c into address 0x004000dc (4194524) Program loaded into memory.
```

Figure 4. The executable acknowledging it has received the instructions from the test1.in file

Then the user is prompted with the MU-MIPs program help menu with options to select the sim, run, rdump, reset, input, mdump, high, low, print, ?, quit. Typing "sim" executes the program to completion. Typing "run <instruction number>" simulates the program for a set number of instructions. Rdump dumps all register values into the terminal. Reset clears all register/memory and re-loads the program. Input <reg> <val> sets the gpr register to value. Mdump <start> <stop> dumps memory from <start> until <stop> address. High <val> sets the HI register to that value. Print prints the program loaded into memory. ? displays the help menu. Quit exits the simulator.

The two functions that we implemented in this program are called print_instruction() and handle_instruction() which are triggered by the commands in print and run respectively within the help menu. We believe to have implemented the print_instruction command correctly and the results are as follows.

```
MU-MIPS SIM:> print
[0x400000]
                LUI $r2, 0x1001
0x400004]
                LUI $r3, 0x10
0x400008]
                SW $r3, 0x0($r2)
0x40000c]
                SRL $r4, $r3, 0x1
                SRA $r4, $r4, 0x4
0x400010]
                SH $r4, 0x4($r2)
0x400014]
                ADDI $r2, $r2, 0x8
0x400018]
                ORI $r4, $r4, 0x1
0x40001c]
                ANDI $r4, $r4, 0x1
0x4000201
0x400024]
                SB $r4, 0x0($r2)
0x400028]
                ADDI $r3, $r2, 0x0
                LB $r5, 0x0($r3)
0x40002c]
                SLL $r5, $r5, 0x3
0x4000301
                SUB $r6, $r2, $r5
0x400034]
0x400038]
                LW $r7, 0x0($r6)
0x40003c]
                LH $r8, 0x4($r6)
0x400040]
                XORI $r9, $r4, 0x5
0x400044]
                OR $r7, $r7, $r4
                DIVU $r7, $r9
0x400048]
0x40004c]
                MFHI $r2
0x400050]
                MFLO $r3
                ADDIU $r2, $r2, 0x7ffe
0x400054]
0x400058]
                MULTU $r2, $rr3
0x40005c]
                MTHI $r9
0x400060]
                SLT $r10, $r9, $r7
                SLTI $r11, $r9, 0x5
0x400064]
                BEQ $r10, $r11, 0xc
0x400068]
                ADDIU $r13, $r0, 0xa
0x40006c]
0x4000701
                BLEZ $r14, 0xc
[0x400074]
                ADDIU $r15, $r0, 0xa
```

Figure 5. The result of running the print command which cycles the print instruction() function

The other main function that we implemented was the handle_instruction function which depends on using a switch statement similar to the one used in the print_instruction function and then implementing the logic that would simulate those instructions. Our code for those simulated instructions can be found in our attached code file or on our github repository.

```
MU-MIPS SIM:> rdump
Dumping Register Content
                                                MU-MIPS SIM:> mdump 0 100
 Instructions Executed : 56
        : 0x004000e0
                                                 lemory content [0x00000000..0x00000100]:
[Register]
                 [Value]
                                                        [Address in Hex (Dec) ] [Value]
                                                        0x00000000 (0):
                                                                                  0x00000000
[R0]
          0x00000000
                                                        0x00000004 (4):
                                                                                  0x00000000
[R1]
          0x00000000
                                                        80000000x0
                                                                                  0x00000000
R2]
          0x0000000a
                                                        0x0000000c
                                                                    (12):
                                                                                  0x00000000
[R3]
          0x00040000
                                                        0x00000010 (16):
                                                                                  ахаааааааа
[R4]
          0xfffffff9
                                                        0x00000014 (20):
                                                                                  0x00000000
R5]
          0x00000008
                                                        0x00000018 (24)
                                                                                  0x00000000
R6]
          0x10010000
                                                                    (28):
                                                        0x0000001c
                                                                                  0x00000000
R7]
          0x00100001
                                                        0x00000020
                                                                    (32)
                                                                                  0x00000000
R8]
          0xffff8000
                                                        0x00000024
                                                                    (36)
                                                                                  0x00000000
R9]
          0x00000004
                                                        0x00000028
                                                                    (40)
                                                                                  0x00000000
[R10]
          0x00000001
                                                        0x0000002c
                                                                    (44)
                                                                                  0x00000000
[R11]
          0x00000001
                                                        0x00000030
                                                                    (48)
                                                                                  0x00000000
R12]
          0x0000000a
                                                        0x00000034
                                                                                  0x00000000
                                                                    (52)
R13]
          0x00000000a
                                                                    (56)
                                                        0x00000038
                                                                                  0x00000000
R14]
          0x00000000a
                                                        0x0000003c
                                                                    (60)
                                                                                  0x00000000
[R15]
          0x00000000a
                                                        0x00000040 (64)
                                                                                  0x00000000
R16]
          0x0000000a
                                                        0x00000044 (68)
                                                                                  0x00000000
R17]
          0x00000000a
                                                        0x00000048
                                                                    (72)
                                                                                  0x00000000
R18]
          0x0000000a
                                                        0x0000004c
                                                                    (76)
                                                                                  0x00000000
R191
          0x00000000a
                                                        0x00000050
                                                                    (80)
                                                                                  0x00000000
R20]
          0x00000000a
                                                        0x00000054
                                                                    (84)
                                                                                  0x00000000
[R21]
          0x00000000a
                                                        0x00000058
                                                                    (88)
                                                                                  0x00000000
R22]
          0x00007ffe
                                                        0x0000005c
                                                                    (92)
                                                                                  0x00000000
R23]
          0x00007fff
                                                        0x00000060
                                                                                  0x00000000
                                                                    (96)
R24]
          0xfffc0000
                                                        0x00000064
                                                                    (100)
                                                                                  0x00000000
R251
          0x00000000
                                                        0x00000068
                                                                    (104)
                                                                                  0x00000000
R26]
          0x00000000
                                                        0x0000006c
                                                                    (108)
                                                                                  0x00000000
R27
          0x00000000
                                                                    (112)
                                                        0x00000070
                                                                                  0x00000000
R28]
          0x00000000
                                                        0x00000074 (116)
                                                                                  0x00000000
R29]
          0x00000000
                                                                    (120)
                                                        0x00000078
                                                                                  0x00000000
R30]
          0x00400090
                                                        0x0000007c
                                                                    (124)
                                                                                  0x00000000
[R31]
          0x004000c4
                                                        0x00000080
                                                                                  0x00000000
                                                                    (128)
[HI]
          0x000000004
[L0]
          0x00007fff
```

Figure 6. The rdump(left) and rdump(right) results after running the simulator which cycles the handle instruction() function

Conclusion

Our group did end up completing the lab in the allotted amount of time and we feel confident with our c code and how the simulator performs. Implementation of each and every

instruction was somewhat tedious because understanding each instruction required referencing the MIPS R4000 Microprocessor manual for each instruction to understand how execution of the instruction is determined and which resources it utilizes. However, conceptually this lab was somewhat easy to understand. All it required was understanding the segmentation of MIPS instructions for each resource and then being able to mask the address string provided with a series of hexadecimal values. Once the resource values were obtained it was as easy as printing those values out or adding logic within the code to perform the given instruction's operation.

References

Shen, John Paul, and Mikko H. Lipasti. *Modern Processor Design: Fundamentals of Superscalar Processors*. Waveland Press, 2013.

Heinrich, Joe. MIPS R4000 Microprocessor User's Manual. MIPS Technologies, 1994.