# 112-1 SoC Design Laboratory

# Lab4-1

Group 10 王語卉 吳至凌 高宇勝

#### Introduction

In lab4-0, we build up the Caravel SoC environment and initiated simulations. We observed the difference between using logic analyzer interface and wishbone interface for the implementation of both a counter and a GCD engine. These interfaces facilitate communication between the logic analyzer interface/wishbone interface and the user project.

In this lab, we write our firmware code to implement the FIR engine. Additionally, we build up the interface of wishbone and user bram. The entire workflow can be outlined as follows: (1) The RISCV CPU use the firmware code to do FIR filtering, (2) the result is transmitted to the user project via the wishbone, (3) the interface helps to store the result to the user bram.

# 1. Explanation of your firmware code

In fir.h, we design the order of taps[N] and inputsignal[N] are the same as the original file.

```
1 #ifndef __FIR_H__
2 #define __FIR_H__
3
4 #define N 11
5
6 int taps[N] = {0,-10,-9,23,56,63,56,23,-9,-10,0};
7 int inputbuffer[N];
8 int inputsignal[N] = {1,2,3,4,5,6,7,8,9,10,11};
9 int outputsignal[N];
10 #endif
```

In fir.c, we use a for loop to initialize outputsignal[N] to zero. Then, we use double loop to calculate FIR with a temporary variable for accumulation. The result of each iteration is stored to outputsignal[i], which will be return to counter la fir.c who called the fir() function.

```
1 #include "fir.h"
 3 void __attribute__ ( ( section ( ".mprjram" ) ) ) initfir() {
           //initial your fir for(int i = 0; i < 11; i++) {
5
6
               outputsignal[i] = 0;
7
8 }
        __attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
  initfir();
10 int*
11
           //write down your fir
13
           int tmp = 0;
14
15
           for(int i = 0; i < 11; i++) {</pre>
                tmp = 0;
16
                for(int j = 0; j <= i; j++) {</pre>
17
                    tmp = tmp + (taps[10 - i + j] * inputsignal[j]);
18
19
20
                outputsignal[i] = tmp;
21
           return outputsignal;
22
23 }
```

# A. How does it execute a multiplication in assembly code

In assembly code file(counter\_la\_fir.elf-fir.s), the multiplication is done in the second loop, i.e., L7 part.



The multiplication is done by calling the "\_\_mulsi3" function. This function performs the multiplication of the value stored in a0, a1.

# **B.** What address allocate for user project and how many space is required to allocate to firmware code

```
11 MEMORY {
          vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100
12
          dff : ORIGIN = 0x000000000, LENGTH = 0x000000400
13
14
          dff2 : ORIGIN = 0x00000400, LENGTH = 0x00000200
15
          flash : ORIGIN = 0x10000000, LENGTH = 0x01000000
          mprj : ORIGIN = 0x300000000, LENGTH = 0x00100000
16
17
          mprjram : ORIGIN = 0x38000000, LENGTH = 0x00400000
          hk : ORIGIN = 0x26000000, LENGTH = 0x00100000
18
          csr : ORIGIN = 0xf00000000, LENGTH = 0x00010000
19
20 }
```

By the memory arrangement in section.lds, the address allocate for user project is 0x38000000. By counter\_la\_fir.out, we can find that the whole mpriram requires 344 bytes (hex 158).

Disassembly of section .mprjram:


```
38000000 <__mulsi3>:
38000000:
               00050613
                                       mν
                                               a2,a0
38000004:
               00000513
                                       li
                                               a0,0
38000008:
               0015f693
                                       andi
                                               a3,a1,1
3800000c:
                                               a3,38000014 <__mulsi3+0x14>
               00068463
                                       begz
38000010:
               00c50533
                                       add
                                               a0,a0,a2
             0015d593
38000014:
                                       srli
                                               a1,a1,0x1
38000018:
             00161613
                                       slli
                                               a2,a2,0x1
3800001c:
               fe0596e3
                                       bnez
                                               a1,38000008 <__mulsi3+0x8>
38000020:
              00008067
                                       ret
38000024 <initfir>:
38000024:
               fe010113
                                       addi
                                               sp,sp,-32
38000028:
               00812e23
                                               s0,28(sp)
                                       SW
3800002c:
               02010413
                                       addi
                                               s0,sp,32
                                               zero,-20(s0)
38000030:
               fe042623
                                       SW
38000034:
              0240006f
                                       j
                                               38000058 <initfir+0x34>
38000038:
              08800713
                                       li
                                               a4,136
3800003c:
               fec42783
                                       lw
                                               a5,-20(s0)
38000040:
               00279793
                                       slli
                                               a5,a5,0x2
38000044:
               00f707b3
                                       add
                                               a5,a4,a5
38000048:
              0007a023
                                       SW
                                               zero,0(a5)
3800004c:
               fec42783
                                       lw
                                               a5,-20(s0)
38000050:
               00178793
                                       addi
                                               a5,a5,1
38000054:
               fef42623
                                               a5,-20(s0)
                                       SW
38000058:
               fec42703
                                               a4,-20(s0)
                                       lw
3800005c:
               00a00793
                                       li
                                               a5,10
38000060:
               fce7dce3
                                       bge
                                               a5,a4,38000038 <initfir+0x14>
38000064:
               00000013
                                       nop
38000068:
               00000013
                                       nop
                                               s0,28(sp)
3800006c:
               01c12403
                                       lw
                                       addi
38000070:
               02010113
                                               sp,sp,32
38000074:
               00008067
                                       ret
38000078 <fir>:
                                       addi
38000078:
               fe010113
                                               sp,sp,-32
3800007c:
               00112e23
                                       SW
                                               ra,28(sp)
                                               s0,24(sp)
38000080:
               00812c23
                                       SW
38000084:
               02010413
                                       addi
                                               s0,sp,32
38000088:
               f9dff0ef
                                       jal
                                               ra,38000024 <initfir>
3800008c:
               fe042623
                                       SW
                                               zero,-20(s0)
```

```
38000090:
                fe042423
                                                zero, -24(s0)
                                        SW
38000094:
                0a40006f
                                                38000138 <fir+0xc0>
                                        j
38000098:
                fe042623
                                                zero,-20(s0)
                                                zero,-28(s0)
3800009c:
                fe042223
                                        SW
380000a0:
                0680006f
                                                38000108 <fir+0x90>
380000a4:
                00a00713
                                        li
                                                a4,10
380000a8:
                fe842783
                                                a5,-24(s0)
                                        lw
380000ac:
                40f70733
                                        sub
                                                a4,a4,a5
380000b0:
                fe442783
                                                a5,-28(s0)
                                        lw
380000b4:
                00f707b3
                                        add
                                                a5,a4,a5
380000b8:
                00000713
                                        li
                                                a4,0
                                                a5,a5,0x2
380000bc:
                                        slli
                00279793
380000c0:
                00f707b3
                                        add
                                                a5,a4,a5
                                                a3,0(a5)
380000c4:
                0007a683
                                        lw
380000c8:
                02c00713
                                        li
                                                a4,44
                                                a5,-28(s0)
380000cc:
                fe442783
                                        lw
                                        slli
380000do:
                00279793
                                                a5,a5,0x2
380000d4:
                00f707b3
                                        add
                                                a5,a4,a5
380000d8:
                0007a783
                                                a5,0(a5)
                                        lw
380000dc:
                00078593
                                        ΜV
                                                a1,a5
380000e0:
                00068513
                                        ΜV
                                                a0,a3
                                        jal
                                                ra,38000000 <__mulsi3>
380000e4:
                f1dff0ef
380000e8:
                00050793
                                                a5,a0
380000ec:
                00078713
                                                a4,a5
                                        mν
                                                a5,-20(s0)
380000f0:
                fec42783
                                        lw
                                        add
                                                a5,a5,a4
380000f4:
                00e787b3
                                                a5,-20(s0)
380000f8:
                fef42623
                                        SW
380000fc:
                fe442783
                                                a5,-28(s0)
                                        lw
                                                a5,a5,1
38000100:
                00178793
                                        addi
38000104:
                fef42223
                                        SW
                                                a5,-28(s0)
38000108:
                fe442703
                                        lw
                                                a4,-28(s0)
                                                a5,-24(s0)
3800010c:
                fe842783
                                        lw
38000110:
                f8e7dae3
                                        bge
                                                a5,a4,380000a4 <fir+0x2c>
38000114:
                08800713
                                                a4,136
                                        li
38000118:
               fe842783
                                        lw
                                                a5,-24(s0)
                00279793
                                        slli
                                                a5,a5,0x2
3800011c:
38000120:
                00f707b3
                                        add
                                                a5,a4,a5
38000124:
                fec42703
                                        lw
                                                a4,-20(s0)
38000128:
                00e7a023
                                                a4,0(a5)
                                        SW
3800012c:
                fe842783
                                                a5,-24(s0)
38000130:
                00178793
                                        addi
                                                a5,a5,1
38000134:
                fef42423
                                        SW
                                                a5,-24(s0)
38000138:
                fe842703
                                                a4,-24(s0)
                                        lw
                00a00793
3800013c:
                                        li
                                                a5,10
38000140:
                f4e7dce3
                                        bge
                                                a5,a4,38000098 <fir+0x20>
                                                a5,136
38000144:
                08800793
                                        li
38000148:
                00078513
                                        ΜV
                                                a0,a5
                                                ra,28(sp)
3800014c:
                01c12083
                                        lw
38000150:
                01812403
                                        lw
                                                s0,24(sp)
                                        addi
38000154:
                02010113
                                                sp,sp,32
38000158:
                00008067
                                        ret
```


## 2. Interface between BRAM and wishbone

#### A. Waveform from xsim

If mprj\_io[31:16] == 16'hAB40, it indicate that the CPU is starting to do FIR. The wishbone (wbs\_dat\_i) will send the FIR result (i.e., outputsignal[N]) to this interface. After writing the result to the BRAM, the result will output to testbench via mprj\_io[31:16].



# Zoom in to show the BRAM write operation:



The received data FFF6 is written to BRAM, and output to testbench via mprj\_io[31:16].

## B. Design

#### • Interface clk & rst

Within this interface block, the clock and reset signals are defined by la\_oneb[64] and la\_oneb[65]. If la\_oneb[64]/la\_oneb[65] is 0, then clk/rst corresponds to la\_data\_in[64]/ la\_data\_in[65]. Otherwise, clk/rst is mapped to wb clk i/wb rst i.

#### • Wishbone and BRAM

Wishbone transmits the data to be stored in BRAM via the signal wbs\_dat\_i with the corresponding address wbs\_adr\_i. The signal wbs\_dat\_o is the output of user BRAM which must be sent back to wishbone. To determine whether the BRAM fetch operation is neccessary, the EN signal of the BRAM corresponds to wbs\_cyc\_i and wbs\_stb\_i, which we refer to as "valid" in our design. The WE is defined as wbs\_sel\_i & {4{wbs\_we\_i}}.

The signal wbs\_ack\_o needs to be delayed 10 cycles after fetching the BRAM, i.e., after the EN of BRAM goes high. We employ a 10-stage FIFO to delay the valid signal. After sending the activated valid signal, the FIFO is initialized with all 0s.

# Logic analyzer

The output to logic analyzer la\_data\_out is connected to the output of BRAM.

# IO

The output to IO io\_out is also connected to the output of BRAM. The IO interface's signal io\_oeb is the reset signal in this block.

#### IRQ

The IRQ signal is unused and is consistently set to 0.

# 3. Synthesis report

# 1. Slice Logic

4	+		<b></b>		
Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	13		0	53200	0.02
LUT as Logic   LUT as Memory	13	0 0		17400	0.00
Slice Registers   Register as Flip Flop	10   10		0   0	106400   106400	<0.01     <0.01
Register as Latch   F7 Muxes	0   0	0   0	[ 0 I 0	106400   26600	0.00     0.00
F8 Muxes	j 0	0	0	13300	0.00
•	•	•	•	•	

# Memory

.....

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile   RAMB36/FIFO*	2   2	[ 0	0	140	1.43
RAMB36E1 only   RAMB18	j 0	j 0			0.00