# 112-1 SoC Design Laboratory

## Lab6

Group 10 王語卉 吳至凌 高宇勝

#### Introduction

There are four workloads in this lab: matrix multiplication, quick sort, fir and uart. We get familiar with the uart behavior and observe the interruption in CPU.

In Lab6, we integrate the four workloads by modify the firmware code and the testbench. We also add a decoder in user project hardware to separate the user project and the uart request. After integrated the workloads, we synthesis and implement the design and use jupyter notebook to verify the results.

## **[**Before integrated ]

# **Simulation results**

# Matrix multiplication

```
ubuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/counter_la_mm$ source run_sim
Reading counter_la_mm.hex
counter_la_mm.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_mm.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
LA Test 2 passed
```

# **FIR**

```
ubuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/counter_la_fir$ source run_sim
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
LA Test 1 started
LA Test 2 passed
```


## Quick sort

```
ubuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/counter_la_qs$ source run_sim
Reading counter_la_qs.hex
counter_la_qs.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_qs.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x037d
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x09ed
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x09ed
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x006d
LA Test 2 passed
```

## <u>Uart</u>

```
wbuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/wart$ source run_sim
Reading uart.hex
uart.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile uart.vcd opened for output.

LA Test 1 started
tx data bit index 0: 1
tx data bit index 1: 0
tx data bit index 2: 1
tx data bit index 3: 1
tx data bit index 4: 1
tx data bit index 5: 1
tx data bit index 6: 0
tx data bit index 7: 0
tx complete 2
rx data bit index 0: 1
rx data bit index 1: 0
rx data bit index 2: 1
rx data bit index 3: 1
rx data bit index 5: 1
rx data bit index 7: 0
recevied word 61
```



## **FPGA** results

```
In [1]: 1 from _future_ import print_function
2 import sys
4 import numpy as np
5 from time import time
6 import matplotlib.pyplot as plt
7
8 sys.path.append('/home/xilinx')
9 from pynq import overlay
10 from pynq import allocate
11
12 from uartlite import *
13
14 import multiprocessing
15
16 # For sharing string variable
17 from multiprocessing import Process, Manager, Value
18 from ctypes import c_char_p
20 import asyncio
21
22 ROM_SIZE = 0x2000 #8K

In [2]: 1 ol = Overlay("caravel_fpga.bit")
2 #01.ip_dict
2 ipPS = ol.caravel_ps_0
3 ipReadROMCODE = ol.read_romcode_0
4 ipPuart = ol.axi_uartlite_0
```

```
In [4]: 1 ol.interrupt_pins
  Out[4]: {'axi_uartlite_0/interrupt': {'controller': 'axi_intc_0',
                'index': 0,

'fullpath': 'axi uartlite 0/interrupt'},

'axi_intc_0/intr': {'controller': 'axi_intc_0',

'index': 0,

'fullpath': 'axi_intc_0/intr'}}
  In [5]: 1 # See what interrupts are in the system
2 #ol.interrupt_pins
                 # Each IP instances has a _interrupts dictionary which lists the names of the interrupts #ipUart._interrupts
              # The interrupts object can then be accessed by its name
# The Interrupt class provides a single function wait
# which is an asyncio coroutine that returns when the interrupt is signalled.
intUart = ipUart.interrupt
  In [6]: 1 # Create np with 8K/4 (4 bytes per index) size and be initiled to 0 2 rom_size_final = 0
                 npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)
npROM_index = 0
npROM_offset = 0
npRoM_offset = 0
npRoM = 0 pen("uart.hex", "r+")
#fiROM = open("counter_wb.hex", "r+")
              In [6]: 1 # Create np with 8K/4 (4 bytes per index) size and be initiled to 0 2 rom_size_final = 0
                   npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)
               npROM_index = 0
npROM_offset = 0
fiROM = open("uart.hex", "r+")
#fiROM = open("counter_wb.hex", "r+")
            # We suppose the data must be 32bit alignment
buffer = 0
bytecount = 0
for line_byte in line.strip(b'\x00'.decode()).split():
buffer *= int(line_byte, base = 16) << (8 * bytecount)
bytecount *= 1
# Collect 4 bytes, write to npROM
if(bytecount == 4):
npROM[npROM offset + npROM_index] = buffer
# Clear buffer and bytecount
buffer = 0
bytecount = 0
npROM index *= 1
#print (npROM_index)
continue
                       40
41 fiROM.close()
            11 fiROM.close()
22 rom_size_final = npROM_offset + npROM_index
43 rprint (rom_size_final)
44 #print (rom_size_final)
45 for data in npROM:
47 # print (hex(data))
48
In [7]: 1 # Allocate dram buffer will assign physical address to ip ipReadROMCODE
```

```
print(buf, end='')

async def caravel_start():
    ipOuTPIN.write(0x10, 0)
    print("Start Caravel Soc")
    ipOuTPIN.write(0x10, 0)

print("Start Caravel Soc")
    ipOuTPIN.write(0x10, 1)

# Python 3.5+

# Brotasks = [ # Create a task list
    # asyncio.ensure_future(example1()),
    # asyncio.ensure_future(example2()),
    # To test this we need to use the asyncio library to schedule our new coroutine.

# # To test this we need to use the asyncio library to schedule our new coroutine.

# # Asyncio uses event loops to execute coroutines.

# # When python starts it will create a default event loop

# # Which is what the PwNQ interrupt subsystem uses to handle interrupts

# # Bloop = asyncio.get_event_loop()

# # Boop = asyncio.get_event_loop()

# # Bython 3.7+

# async def async_main():

# task2 = asyncio.create_task(caravel_start())

# task2 = asyncio.create_task(caravel_start())

# # Whit for 5 second

# wait task1

# await task1

# except asyncio.CancelledError:
    print("main(): uart_rx is cancelled now')
```

```
In [10]: 1 asyncio.run(async_main())

Start Caravel Soc
Waitting for interrupt
hello
main(): uart_rx is cancelled now

In [11]: 1 print ("0x10 = ", hex(ippS.read(0x10)))
2 print ("0x14 = ", hex(ippS.read(0x14)))
3 print ("0x20 = ", hex(ippS.read(0x14)))
4 print ("0x20 = ", hex(ippS.read(0x20)))
5 print ("0x34 = ", hex(ippS.read(0x34)))
6 print ("0x38 = ", hex(ippS.read(0x38)))

0x10 = 0x0
0x14 = 0x0
0x14 = 0x0
0x20 = 0x0
0x34 = 0x20
0x38 = 0x3f
```


# [After integrated]

#### Simulation results

```
Wbuntu@ubuntu2004:-/course-lab_6/combine/testbench/wart$ source run_sim
Reading wart.hex
wart.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile wart.vcd opened for output.
===== Matrix Multiplication start ======

LA Test 1 started
tx data bit index 0: 1
tx data bit index 1: 0
tx data bit index 2: 1
tx data bit index 3: 1
tx data bit index 3: 1
tx data bit index 5: 1
tx data bit index 5: 1
tx data bit index 7: 0
tx complete 2
rx data bit index 0: 1
rx data bit index 0: 1
rx data bit index 1: 0
rx data bit index 3: 1
tx data bit index 7: 0
tx complete 2
rx data bit index 6: 0
tx data bit index 7: 0
recevied word 61
Call function matnul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e
Call function matnul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004e
Call function matnul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004e
Call function matnul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004d
Call function matnul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004d
Call function matnul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
LA Test 2 passed
====== Matrix Multiplication end ======

LA Test 1 started
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
Call f
```



#### **FPGA** results

```
In [1]: from __future__ import print_function
                 import sys
import numpy as np
from time import time
import matplotlib.pyplot as plt
                 sys.path.append('/home/xilinx')
from pynq import Overlay
from pynq import allocate
                 from uartlite import *
                 import multiprocessing
                 # For sharing string variable
from multiprocessing import Process, Manager, Value
from ctypes import c_char_p
                 import asyncio
                 ROM_SIZE = 0x2000 #8K
 In [2]: ol = Overlay("caravel_fpga.bit")
#ot.ip_dict
 In [3]: ipOUTPIN = ol.output_pin_0
                 ipPS = 01.caravel_ps_0
ipReadROMCODE = 01.read_romcode_0
ipUart = 01.axi_uartlite_0
 In [4]: ol.interrupt_pins
In [5]: # See what interrupts are in the system #ol.interrupt_pins
                # Each IP instances has a _interrupts dictionary which lists the names of the interrupts
               #ipUart._interrupts
              # The interrupts object can then be accessed by its name
# The Interrupt class provides a single function wait
# which is an asyncio coroutine that returns when the interrupt is signalled.
intUart = ipUart.interrupt
In [6]: # Create np with 8K/4 (4 bytes per index) size and be initiled to 0 rom_size_final = 0
                npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)
               npROM = np.zeros(NOM_512t >> 2, utype-
npROM_index = 0
npROM_offset = 0
fiROM = open("uart.hex", "r+")
#fiROM = open("counter_wb.hex", "r+")
                for line in fiROM:
                        # offset header
if line.startswith('@'):
                      if line.startswith('g'):
    # Ignore first char @
    npROM_offset = int(line[1:].strip(b'\x00'.decode()), base = 16)
    npROM_offset = npROM_offset >> 2 # 4byte per offset
    #print (npROM_offset)
    npROM_index = 0
    continue
#print (Line)
                       # We suppose the data must be 32bit alignment buffer = 0 bytecount = 0 \,
                       bytecount = 0
for line_byte in line.strip(b'\x00'.decode()).split():
    buffer += int(line_byte, base = 16) << (8 * bytecount)
    bytecount += 1
# Collect 4 bytes, write to npROM
    if(bytecount == 4):
        npROM[npROM_offset + npROM_index] = buffer
    # Clear buffer and bytecount
    buffer = 0
    bytecount = 0
    npROM_index += 1
    #print (npROM_index)</pre>
```

```
for line in fiROM:

# offset header

if line.startswith('@'):

# lanone first char @
npROM_offset = in(line[i].strip(b'\x00'.decode()), base = 16)
npROM_offset = npROM_offset >> 2 # 4byte per offset
# print (npROM_offset)

# Ne suppose the data must be 32bit alignment
buffer = 0
bytecount = 0
for line.byte in line.strip(b'\x00'.decode()).split():
buffer += int(line.byte, base = 16) << (8 * bytecount)
bytecount += 1

# Collect 4 bytes, write to npROM
if(bytecount += 1):
npROM[npROM_offset + npROM_index] = buffer
# (Lear buffer and bytecount
buffer = 0
bytecount = 0
npROM[npROM_offset + npROM_index]
continue

# Fill rest data if not alignment 4 bytes
if (bytecount == 0):
npROM[npROM_offset + npROM_index] = buffer
npROM_index += 1
```

```
In [7]: # Allocate dram buffer will assign physical address to ip ipReadROMCODE

#rom_buffer = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)

rom_buffer = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)

# Initial it by npROM

#for index in range (ROM_SIZE >> 2):
for index in range (ROM_SIZE >> 2):
for index in range (ROM_SIZE >> 2):
#for index in range (ROM_SIZE >> 2):
# print ("Ox(0:08%)" format(rom_buffer[index]))

# Program physical address for the romcode base address

# 0x80 : Control signals
# bit 0 - ap_start (Read/Write/COM)
# bit 2 - ap_idae (Read)
# bit 1 - ap_odome (Read/COR)
# bit 2 - ap_idae (Read)
# bit 3 - ap_ready (Read)
# bit 7 - auto_restart (Read/Write)
# athers reserved
# 0x10 : Data signal of romcode
# bit 31-0 - romcode[31:0] (Read/Write)
# pit 31-0 - romcode[31:0] (Read/Write)

ipReadROMCODE.write(0x10, rom_buffer.device_address)
ipReadROMCODE.write(0x10, rom_buf
```

```
# Python 3.5+
#tasks = [ # Create a task list
# asyncio.ensure_future(exemple2()),
# asyncio.ensure_future(exemple2()),
#]
# To test this we need to use the asyncio library to schedule our new coroutine.
# asyncio uses verent loops to execute coroutines.
# When python starts it will create a default event loop
# which is what the PYNQ interrupt subsystem uses to handle interrupts
#Loop = asyncio.get_event_loop()
#Loop.rum_until_complete(asyncio.wait(tasks))
# Python 3.7+
async def async_main():
    task2 = asyncio.create_task(canvel_start())
    task1 = asyncio.create_task(uant_nxtx())
# World for $ second
    await asyncio.create_task(uant_nxtx())

# World for $ second
    await asyncio.cancelledError:
    print("main(s) uart_nx is cancelled now')

In [10]: asyncio.run(async_main())

Start Caravel Soc
    Naitting for interrupt
    helio
    main(): uart_nx is cancelled now

In [11]: print ("exi0 = ", hex(ipPS.read(exi0)))
    exi0 = e
```

# 1. How do you verify your answer from notebook

Since I use different check bits to indicate different workloads, I can trace if the engine completes all the tasks after being interrupted by isr.

```
In [11]: print ("0x10 = ", hex(ipPS.read(0x10)))
    print ("0x14 = ", hex(ipPS.read(0x14)))
    print ("0x1c = ", hex(ipPS.read(0x1c)))
    print ("0x20 = ", hex(ipPS.read(0x20)))
    print ("0x34 = ", hex(ipPS.read(0x30)))
    print ("0x38 = ", hex(ipPS.read(0x38)))


0x10 = 0x0
0x14 = 0x0
0x14 = 0x0
0x14 = 0x0
0x34 = 0x20
0x38 = 0x3f
```


Workload	Start/end	Check bits
Matrix monthintication	Start	16'hAB40
Matrix multiplication	End	16'hAB51
Out to see	Start	16'hAB60
Quick sort	End	16'hAB61
EID	Start	16'hAB70
FIR	End	16'hAB71


If there're some tasks didn't complete or have some mistakes, the check bits will stop at the check bits that the error happened.

# 2. Block design

The block diagram of the Lab6 is like below:







The part that we design is: decoder, firmware code and the testbench.

# <u>Decoder</u>

All the input signals are sent to both uart and user project, but the respond signals will connect to uart or user project base on the wishbone address. If the address begins with 38, then the output ports will connect to the user project. Otherwise, they will connect to the uart.

The exceptions are that, for the output ports io\_out, io\_oeb and user\_irq, they are always connect to uart.

## Firmware code

Four workloads are integrated into a .c file:

```
#ifdef USER_PROJ_IRQ0_EN
    // Unmask USER_IRQ_0_INTERRUPT
    mask = irq_getmask();
    mask |= 1 << USER_IRQ_0_INTERRUPT; // USER_IRQ_0_INTERRUPT = 2
    irq_setmask(mask);
    // enable user_irq_0_ev_enable
    user_irq_0_ev_enable_write(1);
#endif</pre>
                        reg_mprj_datal = *(tmp+9) << 16;
reg_mprj_datal = 0xAB510000;</pre>
        // Quick Sort
//-----
        reg_mprj_datal = 0xAB600000;
       tmp = qsort();
reg_mprj_datal = *tmp << 16;</pre>
      reg_mprj_datal = *tmp << 16;
reg_mprj_datal = *(tmp+1) << 16;
reg_mprj_datal = *(tmp+2) << 16;
reg_mprj_datal = *(tmp+3) << 16;
reg_mprj_datal = *(tmp+4) << 16;
reg_mprj_datal = *(tmp+6) << 16;
reg_mprj_datal = *(tmp+8) << 16;
reg_mprj_datal = *(tmp+8) << 16;
reg_mprj_datal = *(tmp+9) << 16;
       reg_mprj_datal = 0xAB610000;
reg_mprj_datal = *tmp << 16;</pre>
        //-----
       reg_mprj_datal = 0xAB700000;
tmp = fir();
     tmp = fir();
reg_mprj_datal = *tmp << 16;
reg_mprj_datal = *(tmp+1) << 16;
reg_mprj_datal = *(tmp+2) << 16;
reg_mprj_datal = *(tmp+2) << 16;
reg_mprj_datal = *(tmp+3) << 16;
reg_mprj_datal = *(tmp+6) << 16;
reg_mprj_datal = *(tmp+6) << 16;
reg_mprj_datal = *(tmp+6) << 16;
reg_mprj_datal = *(tmp+7) << 16;
reg_mprj_datal = *(tmp+7) << 16;
reg_mprj_datal = *(tmp+8) << 16;
reg_mprj_datal = *(tmp+8) << 16;
reg_mprj_datal = *(tmp+9) << 16;
reg_mprj_datal = *(tmp+10) << 16;</pre>
       reg_mprj_datal = 0xAB710000;
```

## **Testbench**

The testbench will check if the four workloads are complete successfully by checking the check bits that we design in firmware. To ensure the uart functions correctly, we let the uart sending data in parallel with other workloads.

```
initial begin
        //=======
// Matr
//=======
                Matrix Multiplication
                       _____
        %display("LA Test 1 started");
%display("LA Test 1 started");
        wait(checkbits == 16'h003E);
        $display("Call function matmu
wait(checkbits == 16'h0044);
                                        mul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
        **Sdtsplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits); wait(checkbits == 16'h004A);
        $\frac{\text{Sdisplay}("Call function matmul()}{\text{in User Project BRAM (mprjram, 0x38000000)}}\text{ return value passed, 0x%x", checkbits);}\text{watt(checkbits == 16\text{h0050});}
        $display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
        wait(checkbits == 16'hAB51);
$display("LA Test 2 passed");
$display("===== Matrix Multiplication end ======");
                      Quick Sort
                       _____
        wait(checkbits == 16'hAB60);
$display("====== Quick Sort start ======");
$display("LA Test 1 started");
        wait(checkbits == 16'd40);
        $display("Call function qsor
wait(checkbits == 16'd893);
                                      .
sort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
                                       ,
ort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
        $display("Call function qsort
wait(checkbits == 16'd2541);
        $display("Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
        wait(checkbits == 16'hAB61);
        $display("LA Test 2 passed");
$display("====== Quick Sort end ======");
                 FIR
           //-----
           wait(checkbits == 16'hAB70);
$display("====== FIR start ====
$display("LA Test 1 started");
           wait(checkbits == 16'hAB71);
           $display("LA Test 2 passed");
$display("====== FIR end ======");
           //send_data_2;
           //wait(checkbits == 61);
           //send data 1:
           //wait(checkbits == 15);
           //$display("LA Test 1 passed");
           //wait(checkbits == 16'hAB51);
           //$display("LA Test 1 passed");
           $finish:
 end
 initial begin
           wait(checkbits == 16'hAB40);
           send_data_2;
 end
```

## 3. Timing report/ resource report after synthesis

# Timing report

# Resource report

## 1. Slice Logic

Site Type	11.25     10.90
LUT as Logic   5797   0   0   53200	10.90
LUT as Memory   188   0   0   17400	
	1.08
LUT as Distributed RAM   18   0	1 1
LUT as Shift Register   170   0	1 1
Slice Registers   6269   0   0   106400	5.89
Register as Flip Flop    6269   0   0   106400	5.89
Register as Latch   0   0   0   106400	0.00
F7 Muxes   169   0   0   26600	0.64
F8 Muxes	0.35

#### 1.1 Summary of Registers by Type

+			+
Total	Clock Enable	Synchronous	Asynchronous
0	_   _   _   Yes   Yes   Yes   Yes	- Set Reset - - Set Reset	-   Set   Reset   -   Set   Reset   -
++	+		+

#### 2. Slice Logic Distribution

٠.							
į	Site Type	Used	Fixed	Prohibited	Available	Util%	į
i	Slice	2573	0	0	13300	19.35	i
ı	SLICEL	1773	0		İ	İ	i
ı	SLICEM	800	0		İ	İ	İ
İ	LUT as Logic	5797	0	0	53200	10.90	ĺ
	using O5 output only	0			I		
	using O6 output only	4313					
	using 05 and 06	1484			1		
	LUT as Memory	188	0	0	17400	1.08	I
	LUT as Distributed RAM	18	0		l		
	using O5 output only	0					I
	using O6 output only	2					l
	using 05 and 06	16					I
	LUT as Shift Register	170	0		l		ı
	using O5 output only	43					
	using O6 output only	81					l
	using 05 and 06	46					l
	Slice Registers	6269	0	0	106400	5.89	ı
	Register driven from within the Slice	3091			I		
	Register driven from outside the Slice	3178			l		
	LUT in front of the register is unused	2002			l		I
	LUT in front of the register is used	1176			I		
	Unique Control Sets	320		0	13300	2.41	
+		+	+		+	+	+

#### Memory

-----

+	+		+ -				+		٠
Site Type	İ	Used	İ	Fixed	Prohibited	Available	İ	Util%	ĺ
Block RAM Tile	Ĭ	70		0	_	140	i	50.00	ĺ
RAMB36/FIFO*	ı	67		0	0	140	1	47.86	l
RAMB36E1 only		67	I				I	ļ	l
RAMB18	ı	6		0	0	280		2.14	l
RAMB18E1 only		6	I					l	
+	+		+.				+		٠

#### 4. DSP

----

Site Type	Used	Fixed	Prohibited	Available   Util%
DSPs	0	0	. 0	220   0.00

## 5. IO and GT Specific

-----

+		+	+	+	+	+
į	Site Type	Used	Fixed	Prohibited	Available	Util%
I Bonded	IOB	1 0	1 0	1 0	l 125	0.00
Bonded	IPADs	0	0	0	2	0.00
Bonded	IOPADs	130	130	0	130	100.00
PHY_CON	ITROL	0	0	0	1 4	0.00
PHASER_	REF	0	0	0	4	0.00
OUT_FIF	0	0	0	0	16	0.00
IN_FIFO	)	0	0	0	16	0.00
IDELAYO	TRL	0	0	0	4	0.00
IBUFDS		0	0	0	121	0.00
PHASER_	OUT/PHASER_OUT_PHY	0	0	0	16	0.00
PHASER_	IN/PHASER_IN_PHY	0	0	0	16	0.00
IDELAYE	2/IDELAYE2_FINEDELAY	0	0	0	200	0.00
ILOGIC		0	0	0	125	0.00
OLOGIC		0	0	0	125	0.00
+		+	+	+	+	++

#### 6. Clocking

Site Type	Ĺ	Used	Fixed	Prohibited	Available	Util%
BUFGCTRL	ĭ	6				18.75
BUFIO	1	0	0	0	16	0.00
MMCME2_ADV	1	0	0	0	4	0.00
PLLE2_ADV	Ĺ	0	0	0	4	0.00
BUFMRCE	İ	0	0	0	8	0.00
BUFHCE	1	0	0	0	72	0.00
BUFR		0	0	0	16	0.00

# 4. Latency for a character loop back using UART

After modifying the .ipynb file, we get the latency of the uart communication is about 0.02 seconds.

```
In [10]: 1 asyncio.run(async_main())

Start Caravel Soc
Waitting for interrupt
hello
Uart Communication Time: 0.01970839500427246 seconds
```

# 5. Suggestion for improving latency for UART loop back

To improve the uart latency, we can <u>increase the baud rate</u> to have more uart communication in one second. Also, we can <u>add a FIFO</u> to store the words rather than sending one word at one time, to reduce the number of interruptions.