112-1 SoC Design Laboratory

Lab6

Group 10 王語卉 吳至凌 高宇勝

Introduction

There are four workloads in this lab: matrix multiplication, quick sort, fir and uart. We get familiar with the uart behavior and observe the interruption in CPU.

In Lab6, we integrate the four workloads by modify the firmware code and the testbench. We also add a decoder in user project hardware to separate the user project and the uart request. After integrated the workloads, we synthesis and implement the design and use jupyter notebook to verify the results.

[Before integrated]

Simulation results

Matrix multiplication

```
ubuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/counter_la_mm$ source run_sim
Reading counter_la_mm.hex
counter_la_mm.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_mm.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
LA Test 2 passed
```

FIR

```
ubuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/counter_la_fir$ source run_sim
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
LA Test 1 started
LA Test 2 passed
```


Quick sort

```
ubuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/counter_la_qs$ source run_sim
Reading counter_la_qs.hex
counter_la_qs.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_qs.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x037d
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x09ed
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x09ed
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x006d
LA Test 2 passed
```

<u>Uart</u>

```
wbuntu@ubuntu2004:~/course-lab_6/lab-wlos_baseline/testbench/wart$ source run_sim
Reading uart.hex
uart.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile uart.vcd opened for output.

LA Test 1 started
tx data bit index 0: 1
tx data bit index 1: 0
tx data bit index 2: 1
tx data bit index 3: 1
tx data bit index 4: 1
tx data bit index 5: 1
tx data bit index 6: 0
tx data bit index 7: 0
tx complete 2
rx data bit index 0: 1
rx data bit index 1: 0
rx data bit index 2: 1
rx data bit index 3: 1
rx data bit index 5: 1
rx data bit index 7: 0
recevied word 61
```



FPGA results

```
In [1]: 1 from _future_ import print_function
2 import sys
4 import numpy as np
5 from time import time
6 import matplotlib.pyplot as plt
7
8 sys.path.append('/home/xilinx')
9 from pynq import overlay
10 from pynq import allocate
11
12 from uartlite import *
13
14 import multiprocessing
15
16 # For sharing string variable
17 from multiprocessing import Process, Manager, Value
18 from ctypes import c_char_p
20 import asyncio
21
22 ROM_SIZE = 0x2000 #8K

In [2]: 1 ol = Overlay("caravel_fpga.bit")
2 #01.ip_dict
2 ipPS = ol.caravel_ps_0
3 ipReadROMCODE = ol.read_romcode_0
4 ipPuart = ol.axi_uartlite_0
```

```
In [4]: 1 ol.interrupt_pins
  Out[4]: {'axi_uartlite_0/interrupt': {'controller': 'axi_intc_0',
                'index': 0,

'fullpath': 'axi uartlite 0/interrupt'},

'axi_intc_0/intr': {'controller': 'axi_intc_0',

'index': 0,

'fullpath': 'axi_intc_0/intr'}}
  In [5]: 1 # See what interrupts are in the system
2 #ol.interrupt_pins
                 # Each IP instances has a _interrupts dictionary which lists the names of the interrupts #ipUart._interrupts
              # The interrupts object can then be accessed by its name
# The Interrupt class provides a single function wait
# which is an asyncio coroutine that returns when the interrupt is signalled.
intUart = ipUart.interrupt
  In [6]: 1 # Create np with 8K/4 (4 bytes per index) size and be initiled to 0 2 rom_size_final = 0
                 npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)
npROM_index = 0
npROM_offset = 0
npRoM_offset = 0
npRoM = 0 pen("uart.hex", "r+")
#fiROM = open("counter_wb.hex", "r+")
              In [6]: 1 # Create np with 8K/4 (4 bytes per index) size and be initiled to 0 2 rom_size_final = 0
                   npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)
               npROM_index = 0
npROM_offset = 0
fiROM = open("uart.hex", "r+")
#fiROM = open("counter_wb.hex", "r+")
            # We suppose the data must be 32bit alignment
buffer = 0
bytecount = 0
for line_byte in line.strip(b'\x00'.decode()).split():
buffer *= int(line_byte, base = 16) << (8 * bytecount)
bytecount *= 1
# Collect 4 bytes, write to npROM
if(bytecount == 4):
npROM[npROM offset + npROM_index] = buffer
# Clear buffer and bytecount
buffer = 0
bytecount = 0
npROM_index *= 1
#print (npROM_index)
continue
                       40
41 fiROM.close()
            11 fiROM.close()
22 rom_size_final = npROM_offset + npROM_index
43 rprint (rom_size_final)
44 #print (rom_size_final)
45 for data in npROM:
47 # print (hex(data))
48
In [7]: 1 # Allocate dram buffer will assign physical address to ip ipReadROMCODE
```

```
print(buf, end='')

async def caravel_start():
    ipOuTPIN.write(0x10, 0)
    print("Start Caravel Soc")
    ipOuTPIN.write(0x10, 0)

print("Start Caravel Soc")
    ipOuTPIN.write(0x10, 1)

# Python 3.5+

# Brotasks = [ # Create a task list
    # asyncio.ensure_future(example1()),
    # asyncio.ensure_future(example2()),
    # To test this we need to use the asyncio library to schedule our new coroutine.

# # To test this we need to use the asyncio library to schedule our new coroutine.

# # Asyncio uses event loops to execute coroutines.

# # When python starts it will create a default event loop

# # Which is what the PwNQ interrupt subsystem uses to handle interrupts

# # Bloop = asyncio.get_event_loop()

# # Boop = asyncio.get_event_loop()

# # Bython 3.7+

# async def async_main():

# task2 = asyncio.create_task(caravel_start())

# task2 = asyncio.create_task(caravel_start())

# # Whit for 5 second

# wait task1

# await task1

# except asyncio.CancelledError:
    print("main(): uart_rx is cancelled now')
```

```
In [10]: 1 asyncio.run(async_main())

Start Caravel Soc
Waitting for interrupt
hello
main(): uart_rx is cancelled now

In [11]: 1 print ("0x10 = ", hex(ippS.read(0x10)))
2 print ("0x14 = ", hex(ippS.read(0x14)))
3 print ("0x20 = ", hex(ippS.read(0x14)))
4 print ("0x20 = ", hex(ippS.read(0x20)))
5 print ("0x34 = ", hex(ippS.read(0x34)))
6 print ("0x38 = ", hex(ippS.read(0x38)))

0x10 = 0x0
0x14 = 0x0
0x14 = 0x0
0x20 = 0x0
0x34 = 0x20
0x38 = 0x3f
```

[After integrated]

Simulation results

```
ubuntu@ubuntu2004:-/course-lab_6/combine/testbench/uart$ source run_sim
Reading uart.hex
uart.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x00 0x0b 0x13
VCD info: dumpfile uart.vcd opened for output.
====== Matrix Multiplication start ======

LA Test 1 started
tx data bit index 0: 1
tx data bit index 1: 0
tx data bit index 2: 1
tx data bit index 3: 1
tx data bit index 3: 1
tx data bit index 5: 1
tx data bit index 7: 0
tx complete 2
rx data bit index 0: 1
rx data bit index 1: 0
rx data bit index 0: 1
rx data bit index 1: 1
rx data bit index 3: 1
tx data bit index 6: 0
tx data bit index 7: 0
tx complete 2
rx data bit index 6: 0
rx data bit index 7: 0
recevied word 61
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028
Call function qsort() in User Project BRAM (mp
```

FPGA results

```
In [5]:

# See what interrupts are in the system
#0.Linterrupt.pins

# Each IP instances has a _interrupts dictionary which lists the names of the interrupts

# The interrupts object can then be accessed by its name

# The Interrupt class provides a single function woit

# which is an asyncia coroutine that returns when the interrupt is signalled.

IntUart = iplant.interrupt

In [6]:

# Create np with BK/4 (4 bytes per index) size and be initiled to 0

npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)

npROM_index = 0

npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)

npROM_offset = 0

fiROM = open("cuntt.hex", "r+")

# FiROM = open("cunter.pub.hex", "r+")

for line in fiROM:

# offset header

if line.startswith("@"):

# Janore first chan @

npROM_offset = int(line[1].strip(b'\x00'.decode()), base = 16)

npROM_offset = npROM_offset)

npROM_offset = int(line[1].strip(b'\x00'.decode()).split():

# suppose the data must be 32bit alignment

buffer = 0

bytecount = 0

for line_byte in line.strip(b'\x00'.decode()).split():

buffer + int(line byte, base = 16) (( (8 * bytecount) bytecount = 0

for line_bytes, write to npROM_index] = buffer

# clear buffer and bytecount

buffer = 0

bytecount = 0

npROM_index + 1

# point (npROM_index)
```

```
for line in f1RON:
    # Offset header
    if line.startswith("#):
        # Ignore first char @
            npROM_offset = inf(line[1:].strip(b'\x00'.decode()), base = 16)
            npROM_offset = npROM_offset >> 2 # 4byte per offset
            # print (npROM_offset)
            npROM_offset = npROM_offset >> 2 # 4byte per offset
            * print (npROM_offset)
            npROM_offset = npROM_offset)
            npROM_offset = npROM_offset)
            npROM_offset = npROM_offset)
            npROM_offset = npROM_offset)
            npROM_offset = npROM_offset =
```

```
In [7]: # Allocate dram buffer will assign physical address to ip ipReadROMCODE

#rom_buffer = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)

rom_buffer = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)

# Initial it by npROM

#for index in range (ROM_SIZE >> 2):
for index in range (ROM_SIZE >> 2):
for index in range (ROM_SIZE >> 2):
# print ("Dox(0:08X)" - format(rom_buffer[index])

# Program physical address for the romcode base address

# BOOD : Control signals

# Bit 0 - op_stort (Read/COM)

# bit 1 - op_done (Read/COM)

# bit 2 - op_idle (Read)

# bit 3 - ap_ready (Read)

# bit 3 - ap_ready (Read)

# bit 7 - auto_restort (Read/Write)

# Botto : Data signal of romcode

# Botto : Data signal of romcode

# Bit 3.-0 - romcode[31:0] (Read/Write)

# Botto : Data signal of romcode

# bit 3.-0 - romcode[63:32] (Read/Write)

# Botto : Data signal of romcode

# bit 3.-0 - romcode[63:32] (Read/Write)

# Botto : Data signal of romcode

# bit 3.-0 - tength_[31:0] (Read/Write)

# Botto : Data signal of length_

# Bit 3.-0 - Length_[31:0] (Read/Write)

# Botto : Data signal of Length_

# Bit 3.-0 - Length_[31:0] (Read/Write)

# Botto : Data signal of Length_

# Bit 3.-0 - Length_[31:0] (Read/Write)

# Bit BadONCODE.write(exit, rom_bifer.device_address)

# IpReadROMCODE.write(exit, rom_bifer.device_address)

# IpReadROMCODE.write(exit, rom_bire_final)

#
```

Write to bram done

```
In [8]: # Initialize AXI UART
uart = UartAXI(ipUart.mmio.base_addr)
                         # Setup AXI UART register uart.setupCtrlReg()
  Out[8]: {'RX_VALID': 0, 'RX_FULL': 0, 'TX_EMPTY': 1, 'TX_FULL': 0, 'TS_TUTR': 0, 'OVERUM_ERR': 0, 'FRAME_ERR': 0, 'PARITY_ERR': 0}
  async def caravel_start():
    ipOUTPIN.write(0x10, 0)
    print("Start Caravel Soc
    ipOUTPIN.write(0x10, 1)
                         # Python 3.5+
#tasks = [ # Create a task list
# asyncio.ensure_future(example1()),
# asyncio.ensure_future(example2()),
                      # Python 3.5+
#tasks = [ # Create a task list
# asyncio.ensure_future(example1()),
# asyncio.ensure_future(example2()),
#]
# To test this we need to use the asyncio library to schedule our new coroutine.
# asyncio uses event loops to execute coroutines.
# when python starts it will create a default event loop
# which is what the PYNQ interrupt subsystem uses to handle interrupts
                         # Python 3.7+

async def async_main():

task2 = asyncio.create_task(caravel_start())

task1 = asyncio.create_task(uart_rxtx())

# Woit for 5 second

await asyncio.sleep(10)

task1.cancel()

try:

await task1

except asyncio.CancelledError:

print('main(): uart_rx is cancelled now')
In [10]: asyncio.run(async main())
                          Start Caravel Soc
Waitting for interrupt
                           hello
main(): uart_rx is cancelled now
In [i1]: print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x16 = ", hex(ipPS.read(0x10)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x30 = ", hex(ipPS.read(0x30)))
print ("0x30 = ", hex(ipPS.read(0x30)))
                         0x10 = 0x0

0x14 = 0x0

0x1c = 0xab710040

0x20 = 0x0

0x34 = 0x20

0x38 = 0x3f
```

1. How do you verify your answer from notebook

Since I use different check bits to indicate different workloads, I can trace if the engine completes all the tasks after being interrupted by isr.

```
In [11]: print ("0x10 = ", hex(ipPS.read(0x10)))
    print ("0x14 = ", hex(ipPS.read(0x14)))
    print ("0x1c = ", hex(ipPS.read(0x1c)))
    print ("0x20 = ", hex(ipPS.read(0x20)))
    print ("0x34 = ", hex(ipPS.read(0x30)))
    print ("0x38 = ", hex(ipPS.read(0x34)))
    print ("0x38 = ", hex(ipPS.read(0x38)))


0x10 = 0x0
0x14 = 0x0
0x14 = 0x0
0x20 = 0x0
0x34 = 0x20
0x38 = 0x3f
```


Workload	Start/end	Check bits
Matrix multiplication	Start	16'hAB40
	End	16'hAB51
Quick sort	Start	16'hAB60
	End	16'hAB61
FIR	Start	16'hAB70
	End	16'hAB71


If there're some tasks didn't complete or have some mistakes, the check bits will stop at the check bits that the error happened.

2. Block design

The block diagram of the Lab6 is like below:







The part that we design is: decoder, firmware code and the testbench.

Decoder

All the input signals are sent to both uart and user project, but the respond signals will connect to uart or user project base on the wishbone address. If the address begins with 38, then the output ports will connect to the user project. Otherwise, they will connect to the uart.

The exceptions are that, for the output ports io_out, io_oeb and user_irq, they are always connect to uart.

Firmware code

Four workloads are integrated into a .c file:

Testbench

The testbench will check if the four workloads are complete successfully by checking the check bits that we design in firmware. To ensure the uart functions correctly, we let the uart sending data in parallel with other workloads.

```
initial begin
// Matrix Multiplication
// Matrix Multiplication
// Matrix Multiplication
// Matrix Multiplication
// Matrix Multiplication start =====");

sdisplay("a ===== Matrix Multiplication start =====");

sdisplay("La fest 1 started");

wait(checkbits == 16'h003E);

sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'h004A);
sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'h0806);
sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'hA851);
sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'hA860);
sdisplay("La Test 2 passed');
sdisplay("La Test 1 started");

wait(checkbits == 16'dA860);
sdisplay("La Test 1 started");

wait(checkbits == 16'dA860);
sdisplay("Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'd260);
sdisplay("Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'd260);
sdisplay("Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'd260);
sdisplay("Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'd260);
sdisplay("Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
wait(checkbits == 16'd260);
sdisplay("La Test 2 passed");
sdisplay("La Test 2 passed");
sdisplay("La Test 2 passed");
sdisplay("La Test 2 passed");
sdisplay("Call Function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
```

3. Timing report/ resource report after synthesis

Timing report

Resource report

1. Slice Logic

- - - - - - - - - - - - -

+	+	++		+
Site Type	Used	Fixed	Prohibited	Available Util%
+	+	++		++
Slice LUTs	5985	0	0	53200 11.25
LUT as Logic	5797	0	0	53200 10.90
LUT as Memory	188	0	0	17400 1.08
LUT as Distributed RAM	18	0		I I I
LUT as Shift Register	170	0		I I I
Slice Registers	6269	0	0	106400 5.89
Register as Flip Flop	6269	0	0	106400 5.89
Register as Latch	0	0	0	106400 0.00
F7 Muxes	169	0	0	26600 0.64
F8 Muxes	47	0	0	13300 0.35
4	4			

1.1 Summary of Registers by Type

Asynchronous	Synchronous	Clock Enable	Total
-	-	+ا	9 I
Set	- i	- i	o i
Reset	- j	Ξi	o į
-	Set	Ξi	9 j
-	Reset	_ i	9
-	- [Yes	9
Set	- [Yes	283
Reset	- [Yes	1031
-	Set	Yes	130
-	Reset	Yes	4825

2. Slice Logic Distribution

+	+			+	++
Site Type	Used	Fixed	Prohibited	Available	Util%
Slice	1 2573	0 1	0	13300	19.35
SLICEL	I 1773	Θİ		i	i i
SLICEM	800	0		i	i i
LUT as Logic	5797	0	0	53200	10.90
using 05 output only	0	i i		İ	i i
using O6 output only	4313	i i		İ	i i
using 05 and 06	1484	i		İ	i i
LUT as Memory	188	0	0	17400	1.08
LUT as Distributed RAM	18	0		İ	i i
using 05 output only	0	l i		ĺ	i i
using 06 output only	2	İ		İ	i i
using 05 and 06	16			I	1 1
LUT as Shift Register	170	0		Ì	i i
using 05 output only	43			I	1 1
using O6 output only	81			1	1 1
using 05 and 06	46			1	1 1
Slice Registers	6269	0	0	106400	5.89
Register driven from within the Slice	3091			I	1 1
Register driven from outside the Slice	3178				1 1
LUT in front of the register is unused	2002			1	1 1
LUT in front of the register is used	1176			I	1 1
Unique Control Sets	320		0	13300	2.41
+	+	++		+	++

Memory

+	+	+	+	
Site Type	Used	Fixed	Prohibited	Available Util%
•				
Block RAM Tile	70	0	0	140 50.00
RAMB36/FIFO*	67	0	0	140 47.86
RAMB36E1 only	67	I		
RAMB18	6	J 0	0	280 2.14
RAMB18E1 only	6			
+	+	+	+	

4. DSP

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs		0	0	220	0.00

5. IO and GT Specific

+		+	+	+	++
Site Type	Used	Fixed	Prohibited	Available	Util%
Bonded IOB	1 0	I 0	1 0	l 125	I 0.00 I
Bonded IDB	1 0	1 0	1 0	1 2	0.00
Bonded IPADS	1 130	l 130	1 0	1 130	1 100.00
PHY CONTROL	1 0	1 130	1 0	1 130	0.00
PHASER REF	1 0	1 0	1 0	1 4	0.00
OUT FIFO	1 0	1 0	1 0	1 16	0.00
I IN FIFO	1 0	1 0	1 0	16	0.00
IDELAYCTRL	i 0	, o	i 0	4	0.00
I IBUFDS	i o	i 0	i 0	121	0.00
PHASER OUT/PHASER OUT PHY	i 0	, o	1 0	16	0.00
PHASER_IN/PHASER_IN_PHY	i 0	i 0	i 0	16	0.00
IDELAYE2/IDELAYE2 FINEDELAY	i 0	i 0	i o	200	0.00
ILOGIC	i 0	. 0	i 0	125	0.00
OLOGIC	i 0	i 0	i o	125	0.00
+			, +	,	+

6. Clocking

Site Type	Used	Fixed		Available	Util%
BUFGCTRL	6	_	0		18.75
BUFIO	0	0	0	16	0.00
MMCME2_ADV	0	0	0	4	0.00
PLLE2_ADV	0	0	0	4	0.00
BUFMRCE	0	0	0	8	0.00
BUFHCE	0	0	0	72	0.00
BUFR	0	0	0	16	0.00

4. Latency for a character loop back using UART

After modifying the .ipynb file, we get the latency of the uart communication is about 0.02 seconds.

```
In [10]: 1 asyncio.run(async_main())

Start Caravel Soc
Waitting for interrupt
hello
Uart Communication Time: 0.01970839500427246_seconds
```

5. Suggestion for improving latency for UART loop back

To improve the uart latency, we can <u>increase the baud rate</u> to have more uart communication in one second. Also, we can <u>add a FIFO</u> to store the words rather than sending one word at one time, to reduce the number of interruptions.