이창민

```
Mips pipeline 설계, 모듈과 플립플랍들을 연결했습니다.
                                                                                                         ile MIPS_pipeline (
input i_clk,
input i_rstn,
output [31:0] PCplus4_IF
                                                                                                        wire [31:0] PCplus4_IF; //(PC+4) ,o_PC -> i_PCplus4
wire [31:0] Instruction_IF; //instruction ,o_instruction -> i_instruction
                                                                                                    decode

wire [31:0] Instruction_ID; // 0_instruction -> [5:0] Control_Unit [5:0]

wire [31:0] PCplus4 | 10; //0 PCplus4 -> ID/EX pipeline

wire [31:0] Immediate_ID; // Control_Unit -> ID/EX pipeline i_MemtoReg

wire MemtoReg_ID; // Control_Unit -> ID/EX pipeline i_MemtoReg

wire Memtorite_ID; // Control_Unit -> ID/EX pipeline i_MemWrite

wire MemRead_ID; // Control_Unit -> ID/EX pipeline i_MemRead

wire Branch_ID; // Control_Unit -> ID/EX pipeline i_Branch

wire ALUSFC_ID; // Control_Unit -> ID/EX pipeline i_RegDst

wire RegDvit_ID; // Control_Unit -> ID/EX pipeline i_RegDst

wire RegWrite_ID; // Control_Unit -> ID/EX pipeline

wire [31:0] ALUOp_ID; // Control_Unit -> ID/EX pipeline

wire [31:0] Rdatal_ID; //register_file R_datal -> ID/EX pipeline

wire [31:0] Rdata2_ID; //register_file R_data2 -> ID/EX pipeline

execution
                                                                                                       execution
wine RegDst_EX;
wire ALUSrc_EX;
wire [31:0] Immediate_EX;
wire [1:0] ALUorp_EX;
wire [3:0] ALUotrl_EX;
wire zero_EX;
wire MemtoNeg_EX;
wire Memtodeg_EX;
wire Memtodeg_EX;
                                                                      wire MemtoReg_EX;
wire MemRead_EX;
wire MemRead_EX;
wire Branch_EX;
wire Branch_EX;
wire [31:0] ALUTesult_EX;
wire [31:0] Rdatal_EX;
wire [31:0] Rdatal_EX;
wire [4:0] Reg_Dstl_EX;
wire [4:0] Reg_Dstl_EX;
wire [4:0] Reg_Dstl_EX;
wire [4:0] PCplus4_EX;
                                                                        wire MemtoReg_MEM; //다음pipeline
                                                                      Write Back
                                                                       Write Back
wire MentOReg_WB;
wire RegWrite_WB;
wire (31:0] Rdata_WB;
wire (31:0] ALUresult_WB;
wire (4:0) Reg_Dst_WB;
wire [31:0] Write_data_WB; //MEM reg [31:0] MemReadData -> register_file [31:0] W_data
                                                                        fetch f(i_clk, i_rstn, (Branch_MEM & zero_MEM) , PCbranch_MEM, Instruction_IF, PCplus4_IF);
                                                                       flip-flop
IF_ID fd(1_clk, i_rstn, PCplus4_IF, Instruction_IF, PCplus4_ID, Instruction_ID);
                                    t cu(Instruction_ID[31:26], MemtoReg_ID, Meminite_ID, MemRead_ID, Branch_ID, ALUSrc_ID, RegOst_ID, Reginite_ID, ALUOp_ID);
Le rfi(_clk, i_rstn, Reginite_ID, Instruction_ID[25:21], Instruction_ID[20:16], Reg_Dst, Write_data_MB, Madail_ID, Rdata2_ID);
sc(Instruction_ID[10:16], Inmediate_ID);
 filp-flop

TiDs flow(i_clk, i_rstn, MemRead_ID, MemRead_ID, Branch_ID, AlUSrc_ID, RegDst_ID, RegWrite_ID, AlUDn_ID, PCplusd_ID, Rdata2_ID,

Immediate_ID, Instruction_ID[38:16], Instruction_ID[5:11], MemtOReg_EX, MemMrite_EX, MemRead_EX, Branch_EX, AlUSrc_EX, Reg_Dst_EX, RegMrite_EX, AlUDn_EX,

PCplusd_EX, Matal_IX, Radiat2_EX, Talmadiate_EX, Reg_Dst_EX, Reg_Dst_EX, Talmadiate_ID, Reg_Dst_EX, Reg_Dst
  .]Execution-
ALU_Control ac(ALUop_EX, Immediate_EX[5:0], ALUctrl_EX);
ALU a(Rdatal_EX, Rdata2_EX, ALUctrl_EX, ALUresult_EX, zero_EX);
         ip-flop
[MH mmd_clk, i_rin, MemtoRegEX, MemRead_EX, MemWrite_EX, Branch_EX, Regérite_EX, zero_EX,((Izmediate_EX<<2)+PCplus4_EX)
Dresult_EX, Rdata2_EX, RegDst_EX?Reg_Dst_EX:Reg_Dst_EX, MemtoReg_PEX, MemRead_MEM, MemWrite_MEM, Branch_MEM, Regérite_MEM,
ro_MEM, CDrann_MEM, Aluresult_MEM, MemwriteDsta_MEM, Reg_Dst_MEM);
          a_memory_dm(i_clk, i_rstn, Memkrite_MEM, MemRead_MEM, ALUresult_MEM, MemkriteData_MEM, MemReadData_MEM);
  IMBU NG mu(i clk, i rstn, MemtoReg MEM, RegWrite MEM, MemReadData MEM, ALUresult MEM, Reg Dst MEM, MemtoReg MB, RegWrite MB, Rdata WB, ALUresult WB, Reg Dst
```

2.control unit에 addi 추가/ testbench 디버깅 용도로 메인 모듈에 output인 pcplus4를 선언하였고 tb에서 wire로 연결하였습니다.

```
ule tb;
reg i_clk;
reg i_rstn;
6'b001000 : //addi
                                                 wire [31:0] PCplus4;
always #1 i_clk = ~i_clk;
begin
      RegWrite = 1'b1;
                                                  MIPS pipeline mp(i clk, i rstn, PCplus4);
      RegDst = 1'b0;
                                                 $readmemh("instruction.txt", mp.f.iMEM.instruction_mem);
      ALUSrc = 1'b1;
      Branch = 1'b0;
                                                 $readmemh("data.txt", mp.dm.mem);
     MemWrite = 1'b0;
     MemRead = 1'b0;
                                                 MemtoReg = 1'b0;
      ALUOp = 2'b00;
                                                    #1000 $stop;
end
```

## 3. instruction 만들기

우선 assembly code로 간단한 코딩을 하였습니다. PCplus4의 예상 값들을 구했습니다. (beq \$a \$b #c 는 조건만족시 c인 절대 주소로 점프한다고 생각하고 짰습니다.)

```
0 Not
4 beq
8 Nop
12 No
16 No
16 No
20 Seq
24 Nop
32 Nop
40 October Nop
40 
                                                                                                                                                                                                                                                                                                                                                                                                     P(pusa

4 8 12 16 20 24 28 32

36 90 44 48 52 56

60 64 68 72 76 80

24 26 32

24 26 32

26 26
                                                                                                                                                                                                                                         $1 $3 #68
   beq $1 $3 #68
                                                                                                                                                                                                                                         $4 $1 #4
NOP
 NOP
beq $4 $1 #4
                                                                                                                                                                                                                                             $5 12($0)
                                                                                                                                                                                                     SW
                                                                                                                                                                                                       add $1 $0 $2
                                                                                                                                                                       44 sub $3 $0 $2
48 aldi $4 $0 #
52 MOP
NOP
NOP
sw $5 12($0)
                                                                                                                                                                                                                                                                                                                                                                                                         72 76 -
add $1 $0 $2
sub $3 $0 $2
                                                                                                                                                                           56 MOP
 addi $4 $0 #2
                                                                                                                                                                             60 IW $6 12(10)
   NOP
                                                                                                                                                                              64 69 $5 $6 # 20
   lw $6 12($0)
                                                                                                                                                                             109
172 1017
176 11019
   beq $5 $6 #20
```

이를 op code로 바꿔주는 assembler를 Python을 이용하여 만들었습니다. 자세한 Python 코드는 깃허브에서 확인하실 수 있습니다.

https://github.com/chminsta/MIPS\_assembler\_with\_Python





