The Memory Hierarchy

CSCI 2021: Machine Architecture and Organization

Antonia Zhai


Department Computer Science and Engineering

University of Minnesota

http://www.cs.umn.edu/~zhai

With Slides from Bryant and O'Hallaron





Random-Access Memory (RAM)

Key features

- RAM is packaged as a chip.
- Basic storage unit is a cell (one bit per cell).
- Multiple RAM chips form a memory.

Static RAM (SRAM)

- Each cell stores bit with a six-transistor circuit.
- Retains value indefinitely, as long as it is kept powered.
- · Relatively insensitive to disturbances such as electrical noise.
- Faster and more expensive than DRAM.

Dynamic RAM (DRAM)

- Each cell stores bit with a capacitor and transistor.
- Value must be refreshed every 10-100 ms.
- · Sensitive to disturbances.
- Slower and cheaper than SRAM.


/25/15 CSCI 2021


SRAM vs DRAM Summary


	Tran. per bit	Access time	Persist?	Sensitive?	Cost	Applications
SRAM	6	1X	Yes	No	100x	cache memories
DRAM	1	10X	No	Yes	1X	Main memories, frame buffers


3/25/15 CSCI 2021 4

2











Bus Structure Connecting CPU and Memory

- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.



Memory Read Transaction (1)


• CPU places address A on the memory bus.



3/25/15 CSCI 2021

Memory Read Transaction (2)


 Main memory reads A from the memory bus, retreives word x, and places it on the bus.



3/25/15 CSCI 2021 1


Memory Read Transaction (3)

• CPU read word x from the bus and copies it into register %eax.



Memory Write Transaction (1)


 CPU places address A on bus. Main memory reads it and waits for the corresponding data word to arrive.



3/25/15 CSCI 2021 13


Memory Write Transaction (2)

• CPU places data word y on the bus.



Memory Write Transaction (3)

Main memory read data word y from the bus and stores it at address
 A.



3/25/15 CSCI 2021 15

Enhanced DRAMs

All enhanced DRAMs are built around the conventional DRAM core.

- Fast page mode DRAM (FPM DRAM)
 - Access contents of row with [RAS, CAS, CAS, CAS] instead of [(RAS,CAS), (RAS,CAS), (RAS,CAS)].
- Extended data out DRAM (EDO DRAM)
 - · Enhanced FPM DRAM with more closely spaced CAS signals.
- Synchronous DRAM (SDRAM)
 - Driven with rising clock edge instead of asynchronous control signals.
- Double data-rate synchronous DRAM (DDR SDRAM) and (DDR2 SDRAM)
 - Enhancement of SDRAM that uses both clock edges as control signals.
 - DDR2 clocks the bus at twice the speed of the memory cells
- Video RAM (VRAM)
 - · Like FPM DRAM, but output is produced by shifting row buffer
 - Dual ported (allows concurrent reads and writes)

Nonvolatile Memories

DRAM and SRAM are volatile memories


Lose information if powered off.


Nonvolatile memories retain value even if powered off


- Read-only memory (ROM): programmed during production
- Programmable ROM (PROM): can be programmed once
- Eraseable PROM (EPROM): can be bulk erased (UV, X-Ray)
- Electrically eraseable PROM (EEPROM): electronic erase capability
- Flash memory: EEPROMs with partial (sector) erase capability
 - Wears out after about 100,000 erasings.


Uses for Nonvolatile Memories


- Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
- Solid state disks (replace rotating disks in thumb drives, smart phones, mp3 players, tablets, laptops,...)
- Disk caches


















Disk Geometry (Muliple-Platter View)



Aligned tracks form a cylinder.

Disk Capacity

- Capacity: maximum number of bits that can be stored.
 - Vendors express capacity in units of gigabytes (GB), where 1 GB = 10⁹ Bytes (Lawsuit pending! Claims deceptive advertising).
- Capacity is determined by these technology factors:
 - Recording density (bits/in): number of bits that can be squeezed into a 1 inch segment of a track.
 - Track density (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment.
 - Areal density (bits/in2): product of recording and track density.
- Modern disks partition tracks into disjoint subsets called recording zones
 - Each track in a zone has the same number of sectors, determined by the circumference of innermost track.
 - Each zone has a different number of sectors/track

Computing Disk Capacity


Capacity = (# bytes/sector) x (avg. # sectors/track) x (# tracks/surface) x (# surfaces/platter) x (# platters/disk)

Example:

- 512 bytes/sector
- 300 sectors/track (on average)
- · 20,000 tracks/surface
- · 2 surfaces/platter
- 5 platters/disk

Capacity = 512 x 300 x 20000 x 2 x 5 = 30,720,000,000 = 30.72 GB

The disk surface spins at a fixed rotational rate spinal rate spin



Disk Structure - top view of single platter



Surface organized into tracks


Tracks divided into sectors

Disk Access




Head in position above a track

Disk Access



Rotation is counter-clockwise

Disk Access - Read



About to read blue sector

Disk Access - Read



After BLUE read


After reading blue sector

Disk Access - Read




Red request scheduled next

Disk Access - Seek




Seek to red's track






Wait for red sector to rotate around

Disk Access - Read



After BLUE Seek for RED Rotational latency After RED read read

Complete read of red





Disk Access Time Example


- Given:
 - Rotational rate = 7,200 RPM
 - Average seek time = 9 ms.
 - Avg # sectors/track = 400.
- Derived:
 - Tavg rotation = $1/2 \times (60 \text{ secs}/7200 \text{ RPM}) \times 1000 \text{ ms/sec} = 4 \text{ ms}.$
 - Tavg transfer = 60/7200 RPM x 1/400 secs/track x 1000 ms/sec = 0.02 ms
 - Taccess = 9 ms + 4 ms + 0.02 ms
- Important points:
 - · Access time dominated by seek time and rotational latency.
 - First bit in a sector is the most expensive, the rest are free.
 - SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
 - · Disk is about 40,000 times slower than SRAM,
 - 2,500 times slower then DRAM.


Logical Disk Blocks


- Modern disks present a simpler abstract view of the complex sector geometry:
 - The set of available sectors is modeled as a sequence of b-sized logical blocks (0, 1, 2, ...)
- · Mapping between logical blocks and actual (physical) sectors
 - · Maintained by hardware/firmware device called disk controller.
 - Converts requests for logical blocks into (surface,track,sector) triples.
- Allows controller to set aside spare cylinders for each zone.
 - Accounts for the difference in "formatted capacity" and "maximum capacity".











SSD Performance Characteristics

Sequential read tput 250 MB/s Sequential write tput 170 MB/s
Random read tput 140 MB/s Random write tput 14 MB/s
Rand read access 30 us Random write access 300 us


- Why are random writes so slow?
 - Erasing a block is slow (around 1 ms)
 - Write to a page triggers a copy of all useful pages in the block
 - · Find an used block (new block) and erase it
 - · Write the page into the new block
 - · Copy other pages from old block to the new block


SSD Tradeoffs vs Rotating Disks

- Advantages
 - No moving parts → faster, less power, more rugged
- Disadvantages
 - · Have the potential to wear out
 - · Mitigated by "wear leveling logic" in flash translation layer
 - E.g. Intel X25 guarantees 1 petabyte (1015 bytes) of random writes before they wear out
 - In 2010, about 100 times more expensive per byte
- Applications
 - MP3 players, smart phones, laptops
 - Beginning to appear in desktops and servers

Storage Trends								
SR <i>A</i> M								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:1980
\$/MB access (ns)	19,200 300	2,900 150	320 35	256 15	100 3	75 2	60 1.5	320 200
DRAM								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:1980
\$/MB access (ns) typical size (MB)	8,000 375 0.064	880 200 0.256	100 100 4	30 70 16	1 60 64	0.1 50 2,000	0.06 40 8,000	130,000 9 125,000
Disk								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:1980
\$/MB access (ms) typical size (MB)	500 87 1	100 75 10	8 28 160	0.30 10 1,000	0.01 8 20,000	0.005 4 160,000	0.0003 3 1,500,00	1,600,000 29 0 1,500,000

	CPU Clock Rates when designers hit the "Power Wall"							
	1980	1990	1995	2000	2003	2005	2010	2010:1980
CPU	8080	386	Pentium	P-III	P-4	Core 2	Core i7	
Clock rate (MHz	2) 1	20	150	600	3300	2000	2500	2500
Cycle time (ns)	1000	50	6	1.6	0.3	0.50	0.4	2500
Cores	1	1	1	1	1	2	4	4
Effective cycle time (ns)	1000	50	6	1.6	0.3	0.25	0.1	10,000






Locality

- Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently
- Temporal locality:
 - Recently referenced items are likely to be referenced again in the near future



- Spatial locality:
 - Items with nearby addresses tend to be referenced close together in time



Locality Example

sum = 0;
for (i = 0; i < n; i++)
 sum += a[i];
return sum;</pre>

- Data references
 - Reference array elements in succession (stride-1 reference pattern).
 - Reference variable sum each iteration.
- Instruction references
 - · Reference instructions in sequence.
 - · Cycle through loop repeatedly.

Spatial locality

Temporal locality

Spatial locality

Temporal locality

Qualitative Estimates of Locality

- Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.
- Question: Does this function have good locality with respect to array
 a?

```
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;

    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

Locality Example

Question: Does this function have good locality with respect to array
 a?

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;

    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}</pre>
```

Locality Example

 Question: Can you permute the loops so that the function scans the 3-d array a with a stride-1 reference pattern (and thus has good spatial locality)?

```
int sum_array_3d(int a[M][N][N])
{
   int i, j, k, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
        for (k = 0; k < N; k++)
            sum += a[k][i][j];
   return sum;
}</pre>
```

Memory Hierarchies

- Some fundamental and enduring properties of hardware and software:
 - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
 - The gap between CPU and main memory speed is widening.
 - · Well-written programs tend to exhibit good locality.
- These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.

Summary

- The speed gap between CPU, memory and mass storage continues to widen.
- Well-written programs exhibit a property called locality.
- Memory hierarchies based on caching close the gap by exploiting locality.