

Logic Design III

CSci 2021: Machine Architecture and Organization

With Slides from: Stephen McCamand, Ahmad Almulhem, and Hai Zhou




1





Decoder




- Information is represented by binary codes
- Decoding the conversion of an n-bit input code to an m-bit output code with n <= m <= 2ⁿ such that each valid code word produces a unique output code
- Circuits that perform decoding are called decoders

KELIEN

2-to-4 Decoder


- A 2-to-4 Decoder
 - 2 inputs (A₁, A₀)
 - $2^2 = 4$ outputs (D_3, D_2, D_1, D_0)
 - · Truth Table


\boldsymbol{A}_1	A_0	Do	D_1	D ₂	D ₃
0	0	1 0 0 0	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



KFUPM


2-to-4 Decoder with Enable






KFUPM


3-to-8 Decoder




	A	A	A	Do	D_1	D_2	D_3	D_4	D_5	D_6	D_7
,		1	U								
	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	1 0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0 0 0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1


KFUP









Encoder





- **Encoding** the opposite of decoding the conversion of an *m*-bit input code to a *n*-bit output code with $n \le m \le 2^n$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called encoders
- An encoder has 2ⁿ (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears.


KFUPM




























8-to-3 Encoder (circuit)



Output equations:

$$A_0 = D_1 + D_3 + D_5 + D_7$$

 $A_1 = D_2 + D_3 + D_6 + D_7$
 $A_2 = D_4 + D_5 + D_6 + D_7$



8-to-3 Encoder (limitations)

Two Limitations:

- 1. Two or more inputs = 1 •Example: $D_3 = DX = 1$ $A_2A_1A_0 = 111$
- 2. All inputs = 0 •Same as D_0 =1 Output equations:

$$A_0 = D_1 + D_3 + D_5 + D_7$$


 $A_1 = D_2 + D_3 + D_6 + D_7$
 $A_2 = D_4 + D_5 + D_6 + D_7$

	inputs							0	utpu	rs
D_7	D_6	D_5	D_4	D_3	D_2	D_1	Do	Α	A_1	Α
								2		0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

Priority Encoder


- Address the previous two limitations
- 1. Two or more inputs = 1
 - · Consider the bit with highest priority
- 2. All inputs = 0
 - Add another output v to indicate this combination

Take Home Assignment




Multiplexers

- Is a combinational circuit
- · Has a single output
- Directs one of 2ⁿ input to the output
- Input to output direction is done based on a set of n select bits



Ahmad Almulhem, KFUPM 2009

Bit-Level Multiplexor



- · Control signal s
- · Data signals a and b
- Output a when s=1, b when s=0


<pre>bool out =</pre>	(s&&a) (!s&&b)
-----------------------	-----------------


а	Ь	s	out
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


4/29/15


CSCI 2021

28











DeMultiplexer

- ullet Performs the inverse operation of a MUX
- It has one input and 2^n outputs
- The input is passed to one of the outputs based on the n select line



1x2 DeMUX



The circuit has an input E, the outputs are given by:


 $D_0 = E$, if S=0

 $D_0 = S' E$

 $D_1 = E$, if S=1

 $D_1 = S E$

1x4 DeMUX



The circuit has an input E, the outputs are given by:

 $D_0 = E$, if $S_0S_1 = 00$

 $D_0 = S_1'S_0' E$

 $D_1 = E$, if $S_0S_1 = 01$

 $D_1 = S_1'S_0 E$


 $D_2 = E$, if $S_0S_1=10$


 $D_2 = S_1 S_0' E$

 $D_3 = E$, if $S_0S_1=11$

 $D_3 = S_1 S_0 E$


DeMUX vs Decoder







- A 1x4 DeMUX is equivalent to a 2x4 Decoder with an Enable
 - Think of S₁S₀ a the decoder's input
 - Think of E as the decoder's enable
- In general, a DeMux is equivalent to a Decoder with an Enable

EN /E	A ₁ S ₁	A ₀ S ₀	Do	D ₁	D ₂	D ₃
0	Χ	Χ	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0 1 0 0	0	0	1








Carry-In	Α	В	Sum	Carry-out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
		+ AB'C' + C' + A'BC		
		CSCI 202	21	

Four-Bit Ripple-Carry Adder • Four full adders connected in a ripple-carry chain form a four-bit ripple-carry adder. $b_3 a_3$ $b_1 a_1$ $b_2 a_2$ $b_0 a_0$ Full Full Full Full adder adder adder adder s_0 **CSCI 2021**



Carry Lookahead Logic

Carry Generate Gi = Ai Bi

must generate carry when A = B = 1

Carry Propagate Pi = Ai xor Bi

carry in will equal carry out here

Sum and Carry can be reexpressed in terms of generate/propagate:

Si = Ai xor Bi xor Ci = Pi xor Ci

Ci+1 = Ai Bi + Ai Ci + Bi Ci

= Ai Bi + Ci (Ai + Bi)

= Ai Bi + Ci (Ai xor Bi)

= Gi + Ci Pi

43

Carry Lookahead Logic

Reexpress the carry logic as follows:

C1 = G0 + P0 C0

C2 = G1 + P1 C1 = G1 + P1 G0 + P1 P0 C0


C3 = G2 + P2 C2 = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 C0

C4 = G3 + P3 C3 = G3 + P3 G2 + P3 P2 G1 + P3 P2 P1 G0 + P3 P2 P1 P0 C0


Each of the carry equations can be implemented in a two-level logic network

Variables are the adder inputs and carry in to stage 0!

44







P	artial Prod	luct Accun	nulation				
				А3	A2	A 1	Α0
				В3	B2	B1	В0
			-	A2 B0	A2 B0	A1 B0	A0 B0
			A3 B1	A2 B1	A1 B1	A0 B1	
		A3 B2	A2 B2	A1 B2	A0 B2		
	A3 B3	A2 B3	A1 B3	A0 B3			
7	S6	S5	S4	S3	S2	S1	S0

