Pipelined Implementation of Y86 (2)

CSci 2021: Machine Architecture and Organization Lecture #21, March 11th, 2015

Your instructor: Stephen McCamant

Based on slides originally by:

Randy Bryant, Dave O'Hallaron, Antonia Zhai

Overview

Make the pipelined processor work!

Data Hazards

- Instruction having register R as source follows shortly after instruction having register R as destination
- Common condition, don't want to slow down pipeline

Control Hazards

- Mispredict conditional branch
 - Our design predicts all branches as being taken
- Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
 - Naïve pipeline executes three extra instructions

Making Sure It Really Works

■ What if multiple special cases happen simultaneously?

Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

■ Read program registers

Execute


■ Operate ALU

Memory

Read or write data memory

Write Back

■ Update register file




PIPE- Hardware


■ Pipeline registers hold intermediate values from instruction execution

Forward (Upward) Paths


- Values passed from one stage to next
- Cannot jump past stages
 - e.g., valC passes through decode



Data Dependencies: 2 Nop's 0x000: irmov1 \$10.%edx



Data Dependencies: No Nop




Techniques for Pipeline Correctness


- · Stalling: delay later instructions until ready
 - · Used for return instructions
 - · Could use for data hazards, but slow
- · Forwarding: pass needed data back early
 - · More efficient for data hazards
- Cancelling: remove/disable instructions that should not execute
 - · Used for mis-predicted branches


Don't stall for failed conditional move


· Used for exceptions (see textbook)


Stalling for Data Dependencies 1 2 3 4 5 0x000: irmov1 \$10,%edx F D E M W F D E M W 0x006: irmov1 \$3,%eax F D E M W F D E M W 0x00c: nop 0x00d: nop F D D E M W bubble 0x00e: addl %edx,%eax F F D E M W ■ If instruction follows too closely after one that writes register, slow it down ■ Hold instruction in decode Dynamically inject nop into execute stage














Data Forwarding

Naïve Pipeline


- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 Needs to be in register file at start of stage


Observation


■ Value generated in execute or memory stage


Trick


- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage




























Administrative Break


- · Buffer lab due tonight
- · Assignment III posted today
 - · Due Monday after spring break (careful, easy to forget)
- · Quiz grade appeal process
 - · Recommended: first discuss concern with a TA
 - · Write short note describing the mistake
 - · Give to instructor, I will recheck the entire quiz
 - · N.B., no guarantee your total grade will increase


- 26 -


Branch Misprediction Example demo-j.ys 0x000: xorl %eax, %eax 0x002: irmovl \$1, %eax 0*007 # Fall through 0x00d: nop 0x00e: nop 0x00f: 0x010: halt 0x011: t: irmov1 \$3, %edx # Target (Should not execute) 0x017: irmovl \$4, %ecx irmovl \$5, %edx # Should not execute # Should not execute 0x01d: ■ Should only execute first 8 instructions




























Initial Version of Pipeline Control bool F_stall = # Conditions for a load/use hazard E_icode in { IMEMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB } || # Stalling at fetch while ret passes through pipeline IRET in { D_icode, E_icode, M_icode }; bool D_stall = # Conditions for a load/use hazard E_icode in { IMEMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }; bool D_bubble = # Mispredicted branch (E_icode == IJXX && !e_Cnd) || # Stalling at fetch while ret passes through pipeline IRET in { D_icode, E_icode, M_icode }; bool E_bubble = # Mispredicted branch (E_icode == IJXX && !e_Cnd) || # Load/use hazard E_icode in { IMEMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }; }











Pipeline Summary

Data Hazards

- Most handled by forwarding
 - No performance penalty
- Load/use hazard requires one cycle stall

Control Hazards

- Cancel instructions when detect mispredicted branch Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
 - Three clock cycles wasted

Control Combinations

- Must analyze carefully
- First version had subtle bug
 - Only arises with unusual instruction combination