Final Review

CSCI 2021: Machine Architecture and Organization


Antonia Zhai

Department Computer Science and Engineering

University of Minnesota


http://www.cs.umn.edu/~zhai

Role within Curriculum



Computer Architecture & Compiler

A few 8000-level courses



Final Reviews


\$100 \$200 \$300 \$400

Design a digital circuit that determines if a 4-bit binary number is evenly divisible by 3.



Α	В	NAND
0	0	1
0	1	1
1	0	1
1	1	0

Latching




Can you design a D-latch Using only NAND gates?





Design a 4-bit comparator.







Design a sequential circuit that has a one-bit input (x) and a one-bit output (z). In this design, a new bit is read from the input stream in every clock cycle.

The output (z) is 1, if and only if the total number of 1's received from the input (x) is divisible by 3 (e.g. 0, 3, 6). In other words, the input sequence $\{0, 0, 1, 1, 0, 1, 0, 1\}$ will result in the following output $\{1, 1, 0, 0, 0, 1, 1, 0\}$.




0000, 0011, 0110, 1001, 1100, 1111











```
(1)A= B : A3=B3, A2=B2, A1=B1, A0=B0

xi = AiBi + Ai'Bi'

XOR-Invert = (AiBi'+Ai'Bi)'

= (Ai'+Bi)(Ai+Bi')

= Ai'Ai + Ai'Bi' + AiBi + BiBi'

= AiBi + Ai'Bi'

Output: x3x2x1x0
```

Output: A3B'3 + x3A2B'2 + x3x2A1B'1 + x3x2x1A0B'0

(3)(A < B)

Output: A'3B3 + x3A'2B2 + x3x2A'1B1 + x3x2x1A'0B0

Design the comparator with multiplexer

One bit comparator

