Architecture (Pipelined Implementation)

CSCI 2021: Machine Architecture and Organization

Antonia Zhai

Department Computer Science and Engineering

University of Minnesota


http://www.cs.umn.edu/~zhai


With Slides from Bryant



Overview

- General Principles of Pipelining
 - Goal
 - Difficulties
- Creating a Pipelined Y86 Processor
 - · Rearranging SEQ
 - Inserting pipeline registers
 - · Problems with data and control hazards







Register Operation





- · Stores data bits
- · For most of time acts as barrier between input and output
- · As clock rises, loads input






- System
 - Divide combinational logic into 3 blocks of 100 ps each
 - Can begin new operation as soon as previous one passes through
 - · Begin new operation every 120 ps
 - · Overall latency increases
 - 360 ps from start to finish







Limitations: Register Overhead 50 ps 20 ps 50 ps 20 p

Clock

Delay = 420 ps, Throughput = 14.29 GIPS

logic

20 ps


 As try to deepen pipeline, overhead of loading registers becomes more significant


g


• Percentage of clock cycle spent loading register:


1-stage pipeline: 6.25%
3-stage pipeline: 16.67%
6-stage pipeline: 28.57%


 High speeds of modern processor designs obtained through very deep pipelining












Signal Naming Conventions


- S_Field
 - Value of Field held in stage S pipeline register
- s_Field
 - · Value of Field computed in stage S





With Slides from Bryant

Feedback Paths


- Predicted PC
 - · Guess value of next PC
- Branch information
 - Jump taken/not-taken
 - Fall-through or target address
- Return point
 - Read from memory
- Register updates
 - To register file write ports







Data Hazards




- Result does not feed back around in time for next operation
- · Pipelining has changed behavior of system


With Slides from Bryant


Data Dependencies in Processors




- · Result from one instruction used as operand for another
 - · Read-after-write (RAW) dependency
- Very common in actual programs
- · Must make sure our pipeline handles these properly
 - Get correct results
 - · Minimize performance impact









Pipeline Summary

- · Concept
 - · Break instruction execution into 5 stages
 - · Run instructions through in pipelined mode
- Limitations
 - Can't handle dependencies between instructions when instructions follow too closely
 - · Data dependencies
 - · One instruction writes register, later one reads it
 - · Control dependency
 - Instruction sets ${\it PC}$ in way that pipeline did not predict correctly
 - · Mispredicted branch and return
- Fixing the Pipeline
 - · We'll do that next time

With Slides from Bryant

pipe/psim: The Pipeline Simulator

Compilation process:

- ../misc/hcl2c -n seq-std.hcl <seq-std.hcl >seq-std.c
- gcc -Wall -O2 -I../misc -o ssim seq-std.c ssim.c ../misc/isa.c -lm

In pipe/psim.c:

pipe/psim: The Pipeline Simulator

In pipe/psim.c:

```
int sim_run_pipe(int max_instr, int max_cycle, byte_t *statusp,
cc_t *ccp)
{
    while (icount < max_instr && ccount < max_cycle) {
        run_status = sim_step_pipe(max_instr-icount, ccount);
    }
}</pre>
```

With Slides from Bryant

pipe/psim: The Pipeline Simulator

In pipe/psim.c:

```
static byte_t sim_step_pipe(int max_instr, int ccount)
{
    /* Update program-visible state */
    update_state(update_mem, update_cc);
    /* Update pipe registers */
    update_pipes();

    do_if_stage();
    do_mem_stage();
    do_ex_stage();
    do_id_wb_stages();
}
```


Make the pipelined processor work!


- Data Hazards
 - Instruction having register R as source follows shortly after instruction having register R as destination
 - · Common condition, don't want to slow down pipeline
- Control Hazards
 - · Mispredict conditional branch
 - · Our design predicts all branches as being taken
 - · Naïve pipeline executes two extra instructions
 - Getting return address for ret instruction
 - · Naïve pipeline executes three extra instructions
- · Making Sure It Really Works
 - · What if multiple special cases happen simultaneously?


With Slides from Bryant


Stalling for Data Dependencies # demo-h2.ys M W 0x000: irmovl \$10, %edx D F E M 0x006: irmovl \$3,%eax D 0x00c: nop F D Е M D 0x00d: nop bubble Е M W Г Е M W 0x00e: addl %edx,%eax F F D M W 0x010: halt


- If instruction follows too closely after one that writes register, slow it down
- · Hold instruction in decode
- · Dynamically inject nop into execute stage


















Data Forwarding


- · Naïve Pipeline
 - Register isn't written until completion of write-back stage
 - · Source operands read from register file in decode stage
 - · Needs to be in register file at start of stage
- Observation
 - · Value generated in execute or memory stage
- Trick
 - · Pass value directly from generating instruction to decode stage
 - · Needs to be available at end of decode stage



























- Start fetch of new instruction after current one has completed fetch stage
 - · Not enough time to reliably determine next instruction
- · Guess which instruction will follow
 - · Recover if prediction was incorrect

With Slides from Bryant

Our Prediction Strategy

- Instructions that Don't Transfer Control
 - Predict next PC to be valP
 - · Always reliable
- Call and Unconditional Jumps
 - Predict next PC to be valC (destination)
 - · Always reliable
- Conditional Jumps
 - Predict next PC to be valC (destination)
 - · Only correct if branch is taken
 - · Typically right 60% of time
- Return Instruction
 - Don't try to predict




- · Mispredicted Jump
 - · Will see branch condition flag once instruction reaches memory stage
 - Can get fall-through PC from valA (value M_valA)
- · Return Instruction
 - Will get return PC when ret reaches write-back stage (W_valM)

With Slides from Bryant


Branch Misprediction Example


```
demo-j.ys
 0x000:
            xorl %eax, %eax
  0 \times 002:
            jne t
                                 # Not taken
 0 \times 007:
            irmovl $1, %eax
                                # Fall through
 0x00d:
            nop
 0x00e:
            nop
 0x00f:
            nop
  0x010:
            halt
  0x011: t: irmovl $3, %edx
                                 # Target (Should not
execute)
  0x017:
            irmovl $4, %ecx
                                 # Should not execute
  0x01d:
            irmovl $5, %edx
                                 # Should not execute
```


· Should only execute first 8 instructions




Return Example demo-ret.ys irmovl Stack,%esp # Initialize stack pointer 0x000: 0x006: # Avoid hazard on %esp 0×007 : nop 0x008: # Procedure call 0×009: call p irmovl \$5,%esi 0x00e: # Return point 0x014: halt 0x020: .pos 0x20 0x020: p: nop # procedure 0x021: nop 0x022: nop 0x023: ret 0x024: irmovl \$1,%eax # Should not be executed irmovl \$2,%ecx 0x02a: # Should not be executed irmovl \$3,%edx # Should not be executed 0x030: irmovl \$4,%ebx 0x036: # Should not be executed 0x100: .pos 0x100 0x100: Stack: # Stack: Stack pointer • Require lots of nops to avoid data hazards With Slides from Bryant













Return Example demo-retb.ys 0x000: irmovl Stack,%esp # Initialize stack pointer 0x006: call p # Procedure call 0x00b: irmovl \$5,%esi # Return point 0x011: halt 0x020: .pos 0x200x020: p: irmovl \$-1,%edi # procedure 0x026: ret 0x027: irmovl \$1,%eax # Should not be executed 0x02d: irmovl \$2,%ecx # Should not be executed 0x033: irmovl \$3,%edx # Should not be executed 0×039 : irmovl \$4,%ebx # Should not be executed 0x100: .pos 0x100 0x100: Stack: # Stack: Stack pointer · Previously executed three additional instructions







Implementing Pipeline Control



- · Combinational logic generates pipeline control signals
- · Action occurs at start of following cycle

With Slides from Bryant

Pipeline Summary

- Data Hazards
 - · Most handled by forwarding
 - · No performance penalty
 - · Load/use hazard requires one cycle stall
- Control Hazards
 - · Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
 - Stall fetch stage while ret passes through pipeline
 - · Three clock cycles wasted