Machine-Level Representation

CSCI 2021: Machine Architecture and Organization

Antonia Zhai
Department Computer Science and Engineering
University of Minnesota

http://www.cs.umn.edu/~zhai

With Slides from Bryant and O'Hallaron

University of Minnesota

Arrays

/12/15

CSCI 2021

2

Basic Data Types

- Integral
 - Stored & operated on in general (integer) registers
 - Signed vs. unsigned depends on instructions used

Intel	ASM	Bytes	С
byte	b	1	[unsigned] char
word	w	2	[unsigned] short
double word	1	4	[unsigned] int
quad word	q	8	[unsigned] long int (x86-64)

- Floating Point
 - Stored & operated on in floating point registers


Intel	ASM	Bytes	C
Single	s	4	float
Double	1	8	double
Extended	t	10/12/16	long doubl

2/12/15 CSCI 2021


Array Allocation


Basic Principle

- T A[L];
- · Array of data type T and length L
- Contiguously allocated region of \boldsymbol{L}^{\star} sizeof (\boldsymbol{T}) bytes



2





Array Accessing Example

Computation

- Register %edx contains starting address of array
- Register %eax contains array index
- Desired digit at 4*%eax + %edx
- Use memory reference (%edx, %eax,4)

```
Memory Reference Code

# %edx = z
# %eax = dig
movl (%edx, %eax, 4), %eax # z[dig]
```

2/12/15 CSCI 2021

Array Loop Example (IA32)


```
void zincr(zip_dig z) {
  int i;
  for (i = 0; i < ZLEN; i++)
    z[i]++;
}</pre>
```

```
# edx = z
movl $0, %eax  # %eax = i
.L4:  # loop:
addl $1, (%edx,%eax,4) # z[i]++
addl $1, %eax  # i++
cmpl $5, %eax  # i:5
jne .L4  # if !=, goto loop
```

Pointer Loop Example (IA32)

```
void zincr p(zip dig z) {
                                   void zincr_v(zip_dig z) {
  int *zend = z+ZLEN;
                                     void *vz = z;
                                     int i = 0;
    (*z)++;
                                     do {
    z++;
                                        (*((int *) (vz+i)))++;
  } while (z != zend);
                                       i += ISIZE;
                                     } while (i != ISIZE*ZLEN);
        \# edx = z = vz
       movl $0, %eax
                                     i = 0
     .L8:
                                 # loop:
        addl $1, (%edx,%eax)
                                     Increment vz+i
        addl $4, %eax
                                     i += 4
        cmpl $20, %eax
                                     Compare i:20
                                     if !=, goto loop
        jne
              .L8
```






Code Does Not Do Any Bounds Checking!

Guaranteed?	Value	Address	Reference
Yes	3	36 + 4* 3 = 48	mit[3]
No	5	36 + 4*5 = 56	mit[5]
No	3	36 + 4*-1 = 32	mit[-1]
No	??	16 + 4*15 = 76	cmu[15]

Out of range behavior implementation-dependent No guaranteed relative allocation of different arrays

Nested Array Example

```
#define PCOUNT 4
zip dig mpls[PCOUNT] =
  {{5, 5, 4, 5, 5},
   {5, 5, 4, 1, 3},
   {5, 5, 4, 1, 4 },
   {5, 5, 4, 4, 5 }};
```



Declaration "zip_dig mpls[4]" equivalent to "int mpls[4][5]"

- · Variable mpls denotes array of 4 elements
 - · Allocated contiguously
 - Each element is an array of 5 int's
 - · Allocated contiguously
- · "Row-Major" ordering of all elements guaranteed

Nested Array Allocation

Declaration: T A[R][C];

- Array of data type T
- · Rrows, Ccolumns
- Type Telement requires K bytes

Array Size

R*C* Kbytes

Arrangement

· Row-Major Ordering

A[0][0] A[0][C-1] A[R-1][0] • • • A[R-1][C-1]

A [0]			 A [1]	•	•	•	l .		
[0]	[C-1]	[0]	[C-1]				[0]		[C-1]

int A[R][C];


4*R*C Bytes

Nested Array Row Access

Row Vectors

- A[i] is array of Celements
- Each element of type T
- Starting address A + i * C * K

int A[R][C];



2/15

CSCI 2021

Nested Array Row Access Code

```
int *get_mpls_zip(int index)
{
  return mpls[index];
}
```

Row Vector

- mpls[index] is array of 5 int's
- Starting address mpls+20*index

Code

- Computes and returns address
- Compute as mpls + 4* (index+4*index)

```
# %eax = index
leal (%eax,%eax,4),%eax # 5 * index
leal mpls(,%eax,4),%eax # mpls + (20 * index)
```

2/12/15

CSCI 2021

14




- Array Elements
 - A[i][j] is element of type T
 - Address A + (i * C + j) * K

A [i] [j]

int get_mpls_digit
 (int index, int dig)

return mpls[index][dig];

int A[R][C];



2/12/15

CSCI 2021

15

Nested Array Element Access Code

Array Elements


- mpls[index][dig] is int
- Address: mpls + 20*index + 4*dig Code
- Computes address
- mpls + 4*dig + 4*(index+4*index)
- mov1 performs memory reference


```
# %ecx = dig
# %eax = index
leal 0(,%ecx,4),%edx  # 4*dig
leal (%eax,%eax,4),%eax  # 5*index
movl mpls(%edx,%eax,4),%eax # *(mpls + 4*dig + 20*index)
```

2/12/15

CSCI 2021

16





Element Access in Multi-Level Array

```
Element access Mem[Mem[univ
+4*index]+4*dig]
```


Must do two memory reads

- · First get pointer to row array
- Then access element within array

```
int get_univ_digit
  (int index, int dig)
{
  return univ[index][dig];
}
```

12/15 CSCI 2021

```
Array Element Accesses
   Similar C references
                                       Different address computation
Nested Array
                                   Multi-Level Array
  int get mpls digit
                                    int get univ digit
    (int index, int dig)
                                      (int index, int dig)
    return mpls[index][dig];
                                      return univ[index][dig];
   Element at
                                       Element at
   Mem[mpls+20*index+4*dig]
                                       Mem[Mem[univ+4*index]+4*dig]
        96
               116
```



```
#define N 16
                            typedef int fix matrix[N][N];
           N X N Matrix
                            /* Get element a[i][j] */
                            int fix_ele
Fixed dimensions
                              (fix matrix a, int i, int j) {
 · Know value of N at
                              return a[i][j];
   compile time
                            #define IDX(n, i, j) ((i)*(n)+(j))
Variable dimensions, explicit
                            /* Get element a[i][j] */
indexing
                            int vec_ele
 · Traditional way to
                             (int n, int *a, int i, int j) {
   implement dynamic arrays
                              return a[IDX(n,i,j)];
Variable dimensions, implicit
indexing
                            /* Get element a[i][j] */

    Now supported by gcc

                            int var ele
                             (int n, int a[n][n], int i, int j)
                              return a[i][j];
```

Dynamic Nested Arrays

Can create matrix of arbitrary size

Must do index computation explicitly

- Accessing single element costly
- · Must do multiplication

```
int * new_var_matrix(int n)
{
  return (int *)
    calloc(sizeof(int), n*n);
}
```

```
int var_ele
  (int *a, int i,
   int j, int n)
{
  return a[i*n+j];
}
```

```
movl 12(%ebp),%eax # i
movl 8(%ebp),%edx # a
imull 20(%ebp),%eax # n*i
addl 16(%ebp),%eax # n*i+j
movl (%edx,%eax,4),%eax # Mem[a+4*(i*n+j)]
```

2/12/15

CSCI 2021

23

16 X 16 Matrix Access

Array Elements

- Address **A** + i * (C * K) + j * K
- C = 16, K = 4

```
/* Get element a[i][j] */
int fix_ele(fix_matrix a, int i, int j) {
  return a[i][j];
}
```

```
movl 12(%ebp), %edx # i
sall $6, %edx # i*64
movl 16(%ebp), %eax # j
sall $2, %eax # j*4
addl 8(%ebp), %eax # a + j*4
movl (%eax,%edx), %eax # *(a + j*4 + i*64)
```


n X n Matrix Access

Array Elements

- Address **A** + i * (C * K) + j * K
- C = n, K = 4

```
/* Get element a[i][j] */
int var_ele(int n, int a[n][n], int i, int j) {
  return a[i][j];
}
```

```
8(%ebp), %eax
                        # n*4
sall
      $2, %eax
movl
      %eax, %edx
                        # n*4
imull 16(%ebp), %edx
                        # i*n*4
mov1 20(%ebp), %eax
sall
      $2, %eax
                        # j*4
                        # a + j*4
addl 12(%ebp), %eax
      (\%eax,\%edx), \%eax # *(a + j*4 + i*n*4)
movl
```



Optimizing Fixed Array Access

Optimization

- Compute ajp = &a[i][j]
 - Initially = a + 4*j
 - Increment by 4*N

Value
ajp
dest
i

```
/* Retrieve column j from array */
void fix_column
  (fix_matrix a, int j, int *dest {
  int i;
  for (i = 0; i < N; i++)
    dest[i] = a[i][j];
}</pre>
```

```
.L8:
                             # loop:
         (%ecx), %eax
                                 Read *ajp
  movl
  movl
         %eax, (%ebx,%edx,4) #
                                 Save in dest[i]
  addl
        $1, %edx
                                 i++
        $64, %ecx
                                 ajp += 4*N
  addl
        $16, %edx
                                 i:N
  cmpl
         .ц8
                                 if !=, goto loop
  jne
```

Optimizing Variable Array Access

```
Compute ajp = &a[i][j]
```

- Initially = a + 4*j
- Increment by 4*n


Register	Value
%ecx	ajp
%edi	dest
%edx	i
%ebx	4*n
%esi	n


```
/* Retrieve column j from array */
void var_column
  (int n, int a[n][n],
    int j, int *dest)
{
    int i;
    for (i = 0; i < n; i++)
        dest[i] = a[i][j];
}</pre>
```


```
.L18:
                             # loop:
  movl (%ecx), %eax
                                 Read *ajp
        %eax, (%edi,%edx,4) #
                                 Save in dest[i]
  movl
        $1, %edx
                                 i++
  addl
  addl
        $ebx, %ecx
                                 ajp += 4*n
  cmpl
        $edx, %esi
                                 n:i
  jg
         .L18
                                 if >, goto loop
```

Memory Layout

2/12/15 CSCI 2021 29







Heterogeneous Data Structures


2/12/15

CSCI 2021

33

Structure Allocation

```
struct rec {
  int a[3];
  int i;
  struct rec *n;
};
```




Concept

- Contiguously-allocated region of memory
- Refer to members within structure by names
- Members may be of different types

Structure Access

```
struct rec {
  int a[3];
  int i;
  struct rec *n;
};
```




- Accessing Structure Member
 - · Pointer indicates first byte of structure
 - · Access elements with offsets

```
# %edx = val
# %eax = r
movl %edx, 12(%eax) # Mem[r+12] = val
```

Generating Pointer to Structure Member


```
struct rec {
  int a[3];
  int i;
  struct rec *n;
};
```



- Generating Pointer to Array Element
 - Offset of each structure member determined at compile time
 - Arguments
 - Mem[%ebp+8]: r
 - Mem[%ebp+12]: idx

```
int *get_ap
  (struct rec *r, int idx)
{
   return &r->a[idx];
}
```

```
movl 12(%ebp), %eax # Get idx
sall $2, %eax # idx*4
addl 8(%ebp), %eax # r+idx*4
```



Alignment

Aligned Data

- Primitive data type requires K bytes
- · Address must be multiple of K
- Required on some machines; advised on IA32
 - · treated differently by Linux and Windows!

Motivation for Aligning Data

- · Memory accessed by (aligned) double or quad-words
 - Inefficient to load or store datum that spans quad word boundaries
 - · Virtual memory very tricky when datum spans 2 pages

Compiler

• Inserts gaps in structure to ensure correct alignment of fields

2/12/15 CSCI 2021 38

Specific Cases of Alignment (IA32)

- 1 byte: char, ...
 - · no restrictions on address
- 2 bytes: short, ...
 - lowest 1 bit of address must be 0_2
- 4 bytes: int, float, char *, ...
 - lowest 2 bits of address must be 002
- 8 bytes: double, ...
 - Windows (and most other OS's & instruction sets):
 - lowest 3 bits of address must be 0002
 - Linux:
 - · lowest 2 bits of address must be 002
 - i.e., treated the same as a 4-byte primitive data type
- 12 bytes: long double
 - Windows, Linux:
 - · lowest 2 bits of address must be 002
 - i.e., treated the same as a 4-byte primitive data type

Specific Cases of Alignment (x86-64)

- 1 byte: char, ...
 - no restrictions on address
- 2 bytes: short, ...
 - lowest 1 bit of address must be 02
- 4 bytes: int, float, ...
 - lowest 2 bits of address must be 00_2
- 8 bytes: double, char *, ...
 - Windows & Linux:
 - · lowest 3 bits of address must be 0002
- 16 bytes: long double
 - · Linux:
 - lowest 3 bits of address must be 000₂
 - i.e., treated the same as a 8-byte primitive data type

Satisfying Alignment with Structures

struct S1 {


char c; int i[2];


} *p;


double v;


Offsets Within Structure

- Must satisfy element's alignment requirement
 Overall Structure Placement
- Each structure has alignment requirement K
 - · Largest alignment of any element
- Initial address & structure length must be multiples of K Example (under Windows):
- K = 8, due to double element











Accessing Element within Array Compute offset to start of structure Compute 12* i as 4*(i+2i) struct S6 { Access element according to its offset within short i; structure float v; · Offset by 8 short j; • Assembler gives displacement as a + 8 a[10]; · Linker must set actual value short get_j(int idx) # %eax = idxleal (%eax, %eax, 2), %eax # 3*idx return a[idx].j; movswl a+8(,%eax,4),%eax a[0] a[i] a+12i a+0 a[i].v a+12i a+12i+8 (Note: movswl loads a 16-bit value into a 32-bit register with sign-extension)

Satisfying Alignment within Structure Starting address of structure array must be multiple of worst-case alignment for any element a must be multiple of 4 struct S6 { Offset of element within structure must be multiple of short i; element's alignment requirement float v; short j; v's offset of 4 is a multiple of 4 a[10]; Overall size of structure must be multiple of worst-case alignment for any element Structure padded with unused space to be 12 bytes a+12i a[1].v a[1] Multiple of 4 a+12i Multiple of 4





Byte Ordering Revisited

- Idea
 - Short/long/quad words stored in memory as 2/4/8 consecutive bytes
 - · Which is most (least) significant?
 - · Can cause problems when exchanging binary data between machines
- Big Endian
 - · Most significant byte has lowest address
 - Sparc
- Little Endian
 - · Least significant byte has lowest address
 - Intel x86

union {

unsigned char c[8];
unsigned short s[4];


Byte Ordering Example

64-bit	c[0]	c[1]	c[2]	c[3]	c[4]	c[5]	c[6]	c[7]	
	s[0]	s[1]	s[2]	s[3]	
		i[0]			i[1]		
	1[0]								

Byte Ordering Example (Cont).

Byte Ordering on IA32

Little Endian



Print

Output:

```
Characters 0-7 == [0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,0xf7]

Shorts 0-3 == [0xf1f0,0xf3f2,0xf5f4,0xf7f6]

Ints 0-1 == [0xf3f2f1f0,0xf7f6f5f4]

Long 0 == [0xf3f2f1f0]
```

Byte Ordering on Sun

Big Endian

f0	f1	f2	f3	f4	£5	f6	£7
c[0]	c[1]	c[2]	c[3]	c[4]	c[5]	c[6]	c[7]
s[s[0] s[1]		s[2]		s[3]		
i[0]				i[1]		
1[0]							
MSB			LSB	MSB			LSB

Output on Sun:

```
Characters 0-7 == [0xf0, 0xf1, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7]
```

0-3 == [0xf0f1, 0xf2f3, 0xf4f5, 0xf6f7]

0-1 == [0xf0f1f2f3, 0xf4f5f6f7]Ints

0 == [0xf0f1f2f3]Long

Byte Ordering on x86-64

Little Endian

f0	f1	f2	f3	f4	f5	f6	£7	
c[0]	c[1]	c[2]	c[3]	c[4]	c[5]	c[6]	c[7]	
s[0]	s[1]	s[2]		s[3]		
i[0] i[1]								
1[0]								
LSB							MSB	

Print

Output on x86-64:

```
Characters 0-7 == [0xf0, 0xf1, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7]
```

0-3 == [0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6]Shorts

0-1 == [0xf3f2f1f0, 0xf7f6f5f4]Ints Long

0 == [0xf7f6f5f4f3f2f1f0]

Summary

Arrays in ${\it C}$

- · Contiguous allocation of memory
- · Pointer to first element
- · No bounds checking

Compiler Optimizations

- Compiler often turns array code into pointer code
- Uses addressing modes to scale array indices
- Lots of tricks to improve array indexing in loops

Structures

- · Allocate bytes in order declared
- · Pad in middle and at end to satisfy alignment

Unions

- Overlay declarations
- Way to circumvent type system

2/12/15 CSCI 2021 55