

Computation Steps icode:ifun ← M₁[PC] Read instruction byte icode,ifun rA,rB $rA:rB \leftarrow M_1[PC+1]$ Read register byte valC [Read constant word] valP valP ← PC+2 Compute next PC valA, srcA valA ← R[rA] Read operand A valB, srcB valB ← R[rB] Read operand B valE ← valB OP valA Perform ALU operation Cond code Set CC Set condition code register Memory [Memory read/write] valM Write back ALU result dstE dstM $R[rB] \leftarrow valE$ [Write back memory result] back PC update PC PC ← valP ■ All instructions follow same general pattern ■ Differ in what gets computed on each step - 23 -

	call Dest	
icode,ifun	icode:ifun ← M₁[PC]	Read instruction byte
Fetch rA,rB valC		[Read register byte]
	$valC \leftarrow M_4[PC+1]$	Read constant word
valP	valP ← PC+5	Compute next PC
valA, srcA		[Read operand A]
Decode valB, srcB	valB ← R[%esp]	Read operand B
Execute valE Cond code	valE ← valB + -4	Perform ALU operation
		[Set condition code reg.]
valM	M₄[valE] ← valP	[Memory read/write]
dstE	R[%esp] ← valE	[Write back ALU result]
dstM		Write back memory result
PC	PC ← valC	Update PC
	•	
	rA,rB valC valP valA, srcA valB, srcB valE Cond code valM dstE dstM PC	icode; fun

Computed Values

Fetch

Instruction code icode ifun Instruction function Instr. Register A rΑ rВ Instr. Register B

valC Instruction constant valP Incremented PC

Decode

srcA Register ID A Register ID B srcB

dstE Destination Register E dstM Destination Register M valA Register value A Register value B valB

Execute

■ valE ALU result

■ Cnd Branch/move flag

Memory

■ valM Value from

memory


Administrative Break

- · Quiz 1 solutions: posted on Moodle, probably late tonight
- Quiz 1 return: on Monday
- Buffer lab: due next Wednesday
- · Assignment III: out next Wednesday, due Monday after break


SEQ Hardware


Key


- Blue boxes: predesigned hardware blocks
- E.g., memories, ALU
- Gray boxes: control logic
- Describe in HCL
- White ovals: labels for signals
- Thick lines:
- 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values





Fetch Logic PC. Split Align Instruction memory **Predefined Blocks** PC ■ PC: Register containing PC ■ Instruction memory: Read 6 bytes (PC to PC+5) Signal invalid address Split: Divide instruction byte into icode and ifun Align: Get fields for rA, rB, and valC - 28 -
























































SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

- 49 -