Machine-Level Representation

CSCI 2021: Machine Architecture and Organization

Antonia Zhai
Department Computer Science and Engineering
University of Minnesota


http://www.cs.umn.edu/~zhai

With Slides from Bryant and O'Hallaron

University of Minnesota

Detour: A short history of PC

Architecture design is driven by Moore's law



With Slides from Bryant and O'Hallaron

Intel Processors

Evolutionary Design

- Starting in 1978 with 8086
- Added more features as time goes on
- · Still support old features, although obsolete

Complex Instruction Set Computer (CISC)

- Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!

2/2/15

CSCI 2021

4

X86 Evolution: Programmer's View

Name Date Transistors 8086 1978 29K

- 16-bit processor. Basis for IBM PC & DOS
- · Limited to 1MB address space. DOS only gives you 640K

80286 1982 134k

- · Added elaborate, but not very useful, addressing scheme
- · Basis for IBM PC-AT and Windows

386 1985 275k

- Extended to 32 bits. Added "flat addressing"
- Capable of running Unix

486 1989 1.9M
Pentium 1993 3.1M
PentiumPro 1995 6.5M
• Big change in underlying microarchitecture
10-core Xeon 2011 2.6B 38

2/2/15 CSCI 2021

3800

With Slides from Bryant and O'Hallaron

Pentium Pro

- History
 - · Announced in Feb. '95
 - · Basis for Pentium II, Pentium III, and Celeron processors
 - Pentium 4 similar idea, but different details
- Features
 - · Dynamically translates instructions to more regular format
 - · Very wide, but simple instructions
 - · Executes operations in parallel
 - Up to 5 at once
 - · Very deep pipeline
 - · 12-18 cycle latency

//2/15 CSCI 2021 6

X86 Evolution: Clones

- Advanced Micro Devices (AMD)
 - · Historically
 - · AMD has followed just behind Intel
 - · A little bit slower, a lot cheaper
 - · Recently
 - Recruited top circuit designers from Digital Equipment Corp.
 - Exploited the fact that Intel distracted by IA64
 - · Now are close competitors to Intel
 - Developing own extension to 64 bits

2/2/15 CSCI 2021

With Slides from Bryant and O'Hallaron

X86 Evolution: Clones

- Transmeta
 - · Recent start-up
 - · Radically different approach to implementation
 - Translates x86 code into "Very Long Instruction Word" (VLIW) code
 - · High degree of parallelism
 - · Shooting for low-power market

2/2/15 CSCI 2021 8

Road to IA64

Name Date Transistors

Itanium 2001 10M

- A 64-bit architecture
- · Radically new instruction set designed for high performance
- Will be able to run existing IA32 programs
 - · On-board "x86 engine"
- · Joint project with Hewlett-Packard
- Itanium 2 2002 221M
 - · Big performance boost

2/2/15 CSCI 2021 9

With Slides from Bryant and O'Hallaron

x86 Clones: Advanced Micro Devices (AMD)

- · Historically
 - AMD has followed just behind Intel
 - · A little bit slower, a lot cheaper
- Then
 - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
 - Built Opteron: tough competitor to Pentium 4
 - Developed x86-64, their own extension to 64 bits


Intel's 64-Bit


- Intel Attempted Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - · Executes IA32 code only as legacy
 - · Performance disappointing
- AMD Stepped in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- · Intel Felt Obligated to Focus on IA64
 - · Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - · Extended Memory 64-bit Technology
 - · Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - · But, lots of code still runs in 32-bit mode

With Slides from Bryant and O'Hallaron

Definitions

- Architecture: (also instruction set architecture: ISA) The parts of a processor design that one needs to understand to write assembly code.
 - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Example ISAs (Intel): x86, IA, IPF







This Course

- IA32
 - The traditional x86
- x86-64
 - · The new standard
- Book
 - Sections 3.1—3.12: IA32
 - Section 3.13: x86-64
- This class
 - Mostly IA32

With Slides from Bryant and O'Hallaron

Assembly Language Details





C to Assembly

C Code

int sum(int x, int y) { int t = x+y; return t; }

Generated IA32 Assembly

```
pushl %ebp
movl %esp, %ebp
movl 12(%ebp), %eax
addl 8(%ebp), %eax
popl %ebp
ret
```

Obtain with command

```
gcc -S -O code.c
```

Produces file code.s

Some compilers use instruction $^\prime 1$ eave $^\prime$

With Slides from Bryant and O'Hallaron

Assembly

Minimal Data Types

- "Integer" data of 1, 2, or 4 bytes
 - · Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 - · Just contiguously allocated bytes in memory

Primitive Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - · Load data from memory into register
 - · Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - · Conditional branches

```
Object Code for sum
  0x000000 <sum>:
                       Assembler
     0x55
                        file format elf32-i386
              code.o:
     0x89
     0xe5
     d8x0
              Disassembly of section .text:
     0x45
     0x0c
     0x03
              00000000 <sum>:
                                                            ode
     0x45
                0: 55
                                     push %ebp
                                                            erent files
     80x0
                1: 89 e5
                                     mov
                                           %esp,%ebp
     0x5d
                3: 8b 45 0c
                                           Oxc(%ebp),%eax
     0xc3
                                     mov
                6: 03 45 08
                                           0x8(%ebp),%eax
                                     add
                9:
                    5d
                                           %ebp
                                     pop

    Total of 11 by

                a: c3
                                    ret

    Each instruc


  2, or 3 bytes
                                                             execution
With Slides from Bryant and O'Hallaron
```

Machine Instruction Example int t = x+y;• C Code: Add two signed integers Assembly: Add 2 4-byte integers Signed/unsigned? Same instruction · Operands: addl 8(%ebp),%eax Register %eax Memory **M**[%ebp+8] Similar to expression Register %eax x += y • Return function value in %eax Object Code • 3-byte instruction • Stored at address 0x6 03 45 08 With Slides from Bryant and O'Hallaron

Disassemble

```
% objdump -d /soft/gcc-4.0.0/debian/bin/gcc
/soft/gcc-4.0.0/debian/bin/gcc:
                                  file format elf32-i386
Disassembly of section .init:
08048e44 <_init>:
8048e57:
             e8 88 04 00 00
                                       call
                                              80492e4 <call_gmon_start>
               e8 df 04 00 00
8048e5c:
                                       call
                                              8049340 <frame_dummy>
8048e61:
               e8 5a e5 00 00
                                       call
                                              80573c0
<__do_global_ctors_aux>
 8048e66:
               5b
                                       pop
                                              %ebx
8048e67:
               c9
                                       leave
8048e68:
               с3
                                       ret
Disassembly of section .plt:
08048e6c <nl_langinfo@plt-0x10>:
               ff 35 e0 d5 05 08
8048e6c:
                                       pushl 0x805d5e0
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source



Data Access

Register:

- Just name the register: Ex. %eax
- For the rest of this class, $\text{Reg}[R] \ensuremath{\Rightarrow}$ the value in the register R

Memory:

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address

- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

movl 8(%ebp),%edx

Moving Data: IA32	%eax
Moving Data	%ecx
movl Source, Dest:	%edx
Operand Types	%ebx
Immediate: Constant integer data	%esi
• Example: \$0x400, \$-533	∘es⊥
 Like C constant, but prefixed with '\$' 	%edi
• Encoded with 1, 2, or 4 bytes	%esp
 Register: One of 8 integer registers 	0000
• Example: %eax, %edx	%ebp
 But %esp and %ebp reserved for special use 	
 Others have special uses for particular instructi 	ons
 Memory: 4 consecutive bytes of memory at address 	given by register
 Simplest example: (%eax) 	, ,
 Various other "address modes" 	

mov1 Operand Combinations

Source Destination

C Analog

Cannot do memory-memory transfers with single instruction

With Slides from Bryant and O'Hallaron

An Example


```
void swap(int *xp, int *yp)
{
   int t0 = *xp;
   int t1 = *yp;
   *xp = t1;
   *yp = t0;
}
```


```
swap:
    pushl %ebp
    movl %esp,%ebp
    pushl %ebx


movl 12(%ebp),%ecx
    movl 8(%ebp),%edx
    movl (%ecx),%eax
    movl (%edx),%ebx
    movl %eax,(%edx)
    movl %ebx,(%ecx)


movl -4(%ebp),%ebx
    movl %ebp,%esp
    popl %ebp
    ret


Finish
```




















More on Addressing Modes

Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

D: Constant "displacement" 1, 2, or 4 bytes
Rb: Base register: Any of 8 integer registers

Ri: Index register: Any, except for %esp
 Unlikely you'd use %ebp, either

• S: Scale: 1, 2, 4, or 8

Special Cases

 $\begin{array}{ll} (Rb,Ri) & Mem[Reg[Rb]+Reg[Ri]] \\ D(Rb,Ri) & Mem[Reg[Rb]+Reg[Ri]+D] \\ (Rb,Ri,S) & Mem[Reg[Rb]+S*Reg[Ri]] \\ \end{array}$

With Slides from Bryant and O'Hallaron

Address Computation Examples

%edx 0xf000 %ecx 0x100

Expression	Computation	Address
0x8(%edx)		
(%edx,%ecx)		
(%edx,%ecx,4)		
0x80(,%edx,2)		

Address Computation Instruction

- leal Src, Dest
 - · Src is address mode expression
 - Set Dest to address denoted by expression
- Uses
 - · Computing address without doing memory reference
 - E.g., translation of p = &x[i];
 - Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8.

With Slides from Bryant and O'Hallaron

Some Arithmetic Operations

■ Two Operand Instructions:

```
Format
            Computation
           Src,Dest
                       Dest = Dest + Src
  addl
  subl
           Src,Dest
                       Dest = Dest - Src
  imull
           Src,Dest
                     Dest = Dest * Src
  sall
           Src,Dest
                      Dest = Dest << Src
                                               Also called shll
                                               Arithmetic
           Src,Dest
                       Dest = Dest >> Src
  sarl
  shrl
           Src,Dest
                       Dest = Dest >> Src
                                               Logical
           Src,Dest Dest = Dest ^ Src
  xorl
  andl
           Src,Dest
                       Dest = Dest & Src
           Src,Dest
                       Dest = Dest | Src
  orl
```

- Watch out for argument order!
- No distinction between signed and unsigned int (why?)

Some Arithmetic Operations

• One Operand Instructions

· See book for more instructions

With Slides from Bryant and O'Hallaron

Understanding arith

```
int arith
             (int x, int y, int z)
                                                           Stack
                                        Offset
            int t1 = x+y;
             int t2 = z+t1;
                                                  z
             int t3 = x+4;
                                           12
                                                  У
            int t4 = y * 48;
                                            8
                                                  x
             int t5 = t3 + t4;
             int rval = t2 * t5;
                                                Rtn adr
             return rval;
                                               Old %ebp
                                                             %ebp
      movl 8(%ebp),%eax
                                 \# eax = x
      movl 12(%ebp),%edx
                                 \# edx = y
      leal (%edx,%eax),%ecx
                                 \# ecx = x+y (t1)
      leal (%edx, %edx, 2), %edx # edx = 3*y
                                 \# edx = 48*y (t4)
      sall $4,%edx
      addl 16(%ebp),%ecx
                                 \# ecx = z+t1 (t2)
                                 \# eax = 4+t4+x (t5)
      leal 4(%edx,%eax),%eax
      imull %ecx,%eax
                                 \# eax = t5*t2 (rval)
With Slides from Bryant and O'Hallaron
```

```
Understanding arith
                                  \# eax = x
                                    movl 8(%ebp),%eax
                                   \# edx = y
int arith
                                    movl 12(%ebp),%edx
   (int x, int y, int z)
                                   \# ecx = x+y (t1)
                                    leal (%edx,%eax),%ecx
  int t1 = x+y;
                                  \# edx = 3*y
  int t2 = z+t1;
                                    leal (%edx,%edx,2),%edx
  int t3 = x+4;
                                  \# edx = 48*y (t4)
  int t4 = y * 48;
                                    sall $4,%edx
  int t5 = t3 + t4;
                                  \# ecx = z+t1 (t2)
  int rval = t2 * t5;
                                    addl 16(%ebp),%ecx
  return rval;
                                    eax = 4+t4+x (t5)
                                                         %eax

    Instructions in different order from C code

    Some expressions require multiple instructions

    Some instructions cover multiple expressions

   Get exact same code when compile:
   (x+y+z)*(x+4+48*y)
                                                                   43
With Slides from Bryant and O'Hallaron
```

```
Another Example
                                 logical:
                                    pushl %ebp
int logical(int x, int y)
                                                             Set
                                    movl %esp, %ebp
   int t1 = x^y;
                                    movl 12(%ebp),%eax
   int t2 = t1 >> 17;
                                    xorl 8(%ebp),%eax
   int mask = (1 << 13) - 7;
                                                              Body
                                    sarl $17,%eax
   int rval = t2 & mask;
                                    andl $8185,%eax
   return rval;
                                                              Finish
                                    popl %ebp
                                    ret
     movl 12(%ebp),%eax
                              \# eax = y
      xorl 8(%ebp),%eax
                              \# eax = x^y
                                                  (t1)
      sarl $17,%eax
                              \# eax = t1>>17
                                                  (t2)
     andl $8185,%eax
                              \# eax = t2 & mask (rval)
With Slides from Bryant and O'Hallaron
```

Another Example logical: pushl %ebp **Set** int logical(int x, int y) movl %esp,%ebp movl 12(%ebp),%eax int t2 = t1 >> 17;xorl 8(%ebp),%eax int mask = (1 << 13) - 7;Body sarl \$17,%eax int rval = t2 & mask; andl \$8185,%eax

popl %ebp

ret

Finish

```
movl 12(%ebp),%eax
                       \# eax = y
xorl 8(%ebp),%eax
                       \# eax = x^y
                                           (t1)
sarl $17,%eax
                       \# eax = t1>>17
                                           (t2)
andl $8185,%eax
                       \# eax = t2 & mask (rval)
```

With Slides from Bryant and O'Hallaron

int $t1 = x^y$;

return rval;

Another Example

```
logical:
                                    pushl %ebp
int logical(int x, int y)
                                    movl %esp, %ebp
  int t1 = x^y;
                                    movl 12(%ebp),%eax
  int t2 = t1 >> 17;
                                    xorl 8(%ebp),%eax
   int mask = (1 << 13) - 7;
                                                             Body
                                     sarl $17,%eax
  int rval = t2 & mask;
                                    andl $8185,%eax
   return rval;
                                                              Finish
                                    popl %ebp
                                    ret
     movl 12(%ebp),%eax
                              \# eax = y
     xorl 8(%ebp),%eax
                              \# eax = x^y
                                                  (t1)
      sarl $17,%eax
                              \# eax = t1>>17
                                                  (t2)
      andl $8185,%eax
                              \# eax = t2 & mask (rval)
With Slides from Bryant and O'Hallaron
```

Another Example

```
logical:
                                     pushl %ebp
int logical(int x, int y)
                                     movl %esp,%ebp
   int t1 = x^y;
                                     movl 12(%ebp),%eax
   int t2 = t1 >> 17;
                                     xorl 8(%ebp),%eax
   int mask = (1 << 13) - 7;
                                                               Body
                                     sarl $17,%eax
  int rval = t2 & mask;
                                      andl $8185,%eax
   return rval;
                                                               Finish
                                     popl %ebp
        2^{13} = 8192, 2^{13} - 7 = 8185
                                     ret
     movl 12(%ebp),%eax
                               \# eax = y
     xorl 8(%ebp),%eax
                               \# eax = x^y
                                                   (t1)
      sarl $17,%eax
                               \# eax = t1>>17
                                                   (t2)
      andl $8185,%eax
                               \# eax = t2 & mask (rval)
With Slides from Bryant and O'Hallaron
```

X86-64 Assembly

2/2/15 CSCI 2021 48

Data Representations: IA32 + ×86-64

Sizes of C Objects (in Bytes)

• • • •	•		
C Data Type	Generic 32-bit	Intel IA32	x86-64
 unsigned 	4	4	4
· int	4	4	4
 long int 	4	4	8
· char	1	1	1
· short	2	2	2
· float	4	4	4
 double 	8	8	8
 long double 	8	10/12	16
· char *	4	4	8

^{*}Or any other pointer

With Slides from Bryant and O'Hallaron

x86-64 Integer Registers

%rax	%eax
%rbx	%ebx
%rcx	%ecx
%rdx	%edx
%rsi	%esi
%rdi	%edi
%rsp	%esp
%rbp	%ebp

%r8	%r8d
%r9	%r9d
%r10	%r10d
%r11	%r11d
%r12	%r12d
%r13	%r13d
%r14	%r14d
%r15	%r15d

- · Extend existing registers. Add 8 new ones.
- Make $\ensuremath{\text{8ebp}}/\ensuremath{\text{8rbp}}$ general purpose With Slides from Bryant and O'Hallaron

Instructions

- Long word 1 (4 Bytes) ↔ Quad word q (8 Bytes)
- New instructions:
 - movl → movq
 - addl → addq
 - sall → salq
 - etc.
- 32-bit instructions that generate 32-bit results
 - Set higher order bits of destination register to 0
 - Example: addl

With Slides from Bryant and O'Hallaron

32-bit code for swap

```
swap:
                                 pushl %ebp
void swap(int *xp, int *yp)
                                 movl %esp, %ebp
                                 pushl %ebx
  int t0 = *xp;
  int t1 = *yp;
                                movl
                                        8(%ebp), %edx
  *xp = t1;
                                        12(%ebp), %ecx
                                 movl
  *yp = t0;
                                        (%edx), %ebx
                                movl
                                                            Body
                                movl
                                        (%ecx), %eax
                                movl
                                        %eax, (%edx)
                                        %ebx, (%ecx)
                                 movl
                                 popl
                                        %ebx
                                                            Finish
                                 popl
                                        %ebp
                                 ret
With Slides from Bryant and O'Hallaron
```

64-bit code for swap

```
Swap:
                                                          Set
void swap(int *xp, int *yp)
                                                          Up
                                movl
                                       (%rdi), %edx
 int t0 = *xp;
                                       (%rsi), %eax
                                movl
 int t1 = *yp;
                                                          Body
                                       %eax, (%rdi)
                                movl
 *xp = t1;
                                       %edx, (%rsi)
                                movl
  *yp = t0;
                                ret
```

- Operands passed in registers (why useful?)
 - First (xp) in %rdi, second (yp) in %rsi
 - 64-bit pointers
- · No stack operations required
- · 32-bit data
 - Data held in registers %eax and %edx
 - mov1 operation

With Slides from Bryant and O'Hallaron

Summary **Machine Models** Data Control C 1) loops 1) char 2) int, float 2) conditionals mem proc 3) switch 3) double 4) struct, array 4) Proc. call 5) pointer 5) Proc. return **Assembly** 1) byte 3) branch/jump 2) 2-byte word 4) call regs alu mem 3) 4-byte long word 5) ret Cond. 4) contiguous byte allocation Stack processor Codes 5) address of initial byte With Slides from Bryant and O'Hallaron