Memory Hierarchy --- Caching

CSCI 2021: Machine Architecture and Organization

Antonia Zhai


Department Computer Science and Engineering

University of Minnesota

http://www.cs.umn.edu/~zhai

With Slides from Bryant and O'Hallaron






Caches

- Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.
- Fundamental idea of a memory hierarchy:
 - For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.
- · Why do memory hierarchies work?
 - Because of locality, programs tend to access the data at level k more
 often than they access the data at level k+1.
 - Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.
- Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.

General Caching Concepts



Program needs object d, which is stored in some block b.

Cache hit

 Program finds b in the cache at level k. E.g., block 14.

Cache miss

- b is not at level k, so level k cache must fetch it from level k+1. E.g., block 12.
- If level k cache is full, then some current block must be replaced (evicted). Which one is the "victim"?
 - Placement policy: where can the new block go? E.g., b mod 4
 - Replacement policy: which block should be evicted? E.g., LRU

4/8/1

General Caching Concepts: Types of Cache Misses

- · Cold (compulsory) miss
 - Cold misses occur because the cache is empty.
- Conflict miss
 - Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
 - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
 - Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.
- · Capacity miss
 - Occurs when the set of active cache blocks (working set) is larger than the cache.

Locality

Principle of Locality:

- Temporal locality: Recently referenced items are likely to be referenced in the near future.
- Spatial locality: Items with nearby addresses tend to be referenced close together in time.

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;</pre>
```


Locality Example:

- Data
 - Reference array elements in succession **Spatial locality**
 - Reference sum each iteration: Temporal locality
- · Instructions
 - Reference instructions in sequence: Spatial locality
 - Cycle through loop repeatedly: Temporal locality

/8/15 CSCI 2021 6

Storage Units Organization

- Rule-of-Thumb: The larger the structure, the slower the access time
- Solution: Hierarchical design



- There is locality in data access
- Put things that you are likely to use in the near future close to you

CSCI 2021

Caching the Memory **CPU** I/O Memory register Device Caching Virtual Memory Cache uses **SRAM**: Static Random Access Memory


- - · No refresh
- Main Memory is DRAM: Dynamic Random Access Memory
 - · Dynamic since needs to be refreshed periodically


The 1,2,3,4 of Caching


- 1. Where can a block be placed in the upper level?
- 2. How is a block found if it is in the upper level?
- 3. Which block should be replaced on a miss?
- 4. What happens on a write?


4/8/15


9



































































Ignore the variables sum, i, j A Higher Level Example assume: cold (empty) cache, int sum_array_rows(double a[16][16]) a[0][0] goes here int i, j; double sum = 0; for (i = 0; i < 16; i++)for (j = 0; j < 16; j++)sum += a[i][j]; return sum; 32 B = 4 doublesint sum_array_col(double a[16][16]) int i, j; double sum = 0;for (j = 0; j < 16; j++)for (i = 0; i < 16; i++)sum += a[i][j]; return sum;

What about writes?

- Multiple copies of data exist:
 - · L1, L2, Main Memory, Disk
- What to do on a write-hit?
 - Write-through (write immediately to memory)
 - Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)
- What to do on a write-miss?
 - Write-allocate (load into cache, update line in cache)
 - · Good if more writes to the location follow
 - No-write-allocate (writes immediately to memory)
- Typical
 - Write-through + No-write-allocate
 - · Write-back + Write-allocate





Cache Performance Metrics

Miss Rate

- Fraction of memory references not found in cache (misses/references)
- Typical numbers:
 - 3-10% for L1; can be quite small for L2, depending on size, etc.

Hit Time

- Time to deliver a line in the cache to the processor
 - · includes time to determine whether the line is in the cache
- Typical numbers:
 - 1 clock cycle for L1; 3-8 clock cycles for L2

Miss Penalty

- · Additional time required because of a miss
 - Typically 25-100 cycles for accessing the main memory

4/8/15 CSCI 2021 37

Average Memory Access Time

AMAT = Average Memory Access Time

AMAT = HitTime +MissRate ×MissPenalty

- Repeated references to variables are good (temporal locality)
- Stride-1 reference patterns are good (spatial locality)

W8/15 CSCI 2021 38

Lets think about those numbers

- · Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider: cache hit time of 1 cycle miss penalty of 100 cycles
 - · Average access time:


```
97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles
99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles
```


This is why "miss rate" is used instead of "hit rate"

Writing Cache Friendly Code

- · Make the common case go fast
 - · Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories.





How to Improve Cache Performance?

Hit Time = 1 Cycle

Miss Penalty = 100 Cycle

Average memory access time = HitTime + MissRate × MissPenalty

- 1. Reduce the miss rate,
- 2. Reduce the miss penalty, or
- 3. Reduce the time to hit in the cache.

What if we have a bigger cache?

4/8/1

CSCI 2021

43

Another Example: Matrix Multiplication

Description:

- Multiply N x N matrices
- O(N3) total operations

Accesses

- N reads per source element
- · N values summed per destination

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}</pre>
```

4/8/1

CSCI 202[,]

44


Miss Rate Analysis for Matrix Multiply

Assume:

- Line size = 32B (big enough for 4 8-byte words)
- Matrix dimension (N) is very large
- Cache is not even big enough to hold multiple rows

Analysis Method:


· Look at access pattern of inner loop



4/8/15 CSCI 2021 45

Matrix Multiplication (ijk)


```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}</pre>
```





• Misses per Inner Loop Iteration:


<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0


N/8/15 CSCI 2021
















Summary of Matrix Multiplication Cache hit = 1 cycle; Cache miss penalty = 100 cycle ijk (& jik): kij (& ikj): jki (& kji): • 2 loads, 0 stores · 2 loads, 1 store · 2 loads, 1 store • misses/iter = **1.25** • misses/iter = **0.5** • misses/iter = **2.0** for (i=0; i<n; i++) { for (k=0; k<n; k++) { for (j=0; j<n; j++) { for (j=0; j<n; j++) { for (i=0; i<n; i++) { for (k=0; k<n; k++) { sum = 0.0; r = a[i][k];r=b[k][j];for (i=0; i<n; i++) for (k=0; k<n; k++) for (j=0; j<n; j++) sum += a[i][k] * b[k][j]; c[i][j] += r * b[k][j];c[i][j] += a[i][k] * r; c[i][j] = sum; } }











Summary

- No blocking: (9/8) * n³
- Blocking: 1/(4B) * n³
- Suggest largest possible block size B, but limit 3B² < C!
- Reason for dramatic difference:
 - Matrix multiplication has inherent temporal locality:
 - Input data: 3n², computation 2n³
 - Every array elements used O(n) times!
 - But program has to be written properly

Concluding Observations

Programmer can optimize for cache performance

- How data structures are organized
- · How data are accessed
 - · Nested loop structure

All systems favor "cache friendly code"

- Getting absolute optimum performance is very platform specific
 - · Cache sizes, line sizes, associativities, etc.
- Can get most of the advantage with generic code
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)

/8/15 CSCI 2021 60