Design and Implementation of a 64-bit Sequential and Pipelined RISC-V Processor

Verilog HDL Implementation — IPA Phase I & II

Vedant Zope (2024102003)
Kavya Pandey (2024102001)
Anushka Saini (2024102052)

Contents

1 Introduction

This report covers the complete design, Verilog implementation, and timing analysis of a 64-bit sequential processor based on the RISC-V RV64I base integer instruction set. In a single-cycle architecture, every instruction completes within exactly one clock cycle(except the write operation), and the program counter (PC) advances at every rising clock edge.

The architecture follows the standard sequential datapath model and includes the PC, Instruction Memory, Register File, Control Unit, Immediate Generator, ALU Control, ALU, Data Memory, multiplexers, and adder blocks. The design is modular, with each stage implemented as a separate Verilog module and integrated to form the complete processor.

1.1 Supported Instructions

- **R-type** (register–register): `add`, `sub`, `and`, `or`,
- **I-type** (immediate): `addi`
- **Load**: `ld` (64-bit doubleword load)
- **Store**: `sd` (64-bit doubleword store)
- **Branch**: `beq` (branch if equal), `blt` (branch if less than), `bge` (branch if greater or equal) — *BLT and BGE added as bonus*

1.2 Design Overview

The processor is composed of the following functional units connected via a unified datapath:

1. Program Counter (PC)
2. Instruction Memory (4096 bytes)
3. Control Unit
4. Register File (32 × 64-bit)
5. Immediate Generator
6. ALU Control
7. 64-bit ALU (10 sub-modules)
8. Data Memory (1024 bytes)

All blocks operate *combinationally* within a single clock period; only the PC register, register file writes, and data memory writes are clocked (synchronous).

2 Datapath Architecture



Figure 1: Sequential Processor Datapath

The datapath refers to the sequential flow through which an instruction is executed. The following blocks each perform a specific task and, upon integration, together form the complete processor:

1. **Instruction Fetch (IF)**

   The PC addresses the instruction memory, which outputs a 32-bit instruction assembled from four big-endian bytes.

2. **Instruction Decode (ID)**

   The 7-bit opcode is sent to the Control Unit, which generates all required control signals. Simultaneously, the `rs1` and `rs2` fields address the Register File, and the Immediate Generator extracts and sign-extends the embedded immediate value.

3. **Operation (OP)**

   The ALU Control unit derives a 4-bit control signal from `ALUOp`, `funct3`, and `funct7[5]`. A multiplexer selects the second ALU operand (register data or immediate). The 64-bit ALU then performs the required arithmetic or logical operation.

4. **Memory Access (MEM)**

   For `ld`, the ALU result is used as the memory address and 8 bytes are read. For `sd`, the data from `rs2` is written to the ALU-computed address. All other instructions bypass this stage.

5. **Write-Back (WB)**

A multiplexer selects between the ALU result and the memory read data. The selected value is written to register `rd` when `RegWrite` is asserted.

6. **PC Update**

$$\texttt{PC\_next} = \begin{cases} \texttt{PC} + \texttt{imm}, & \text{if } (\texttt{Branch} \wedge \texttt{zero\_flag}) \\ \texttt{PC} + 4, & \text{otherwise} \end{cases}$$

The immediate value is added only when the `beq` instruction evaluates to true, causing the Program Counter to branch to the target address specified in the instruction.

3 Module Descriptions and Verilog Implementation

3.1 Program Counter

A 64-bit register that resets to zero and updates to `pc_in` on every rising clock edge. The next-PC logic uses two adders (PC+4 and PC+imm) and a mux controlled by `Branch` $\wedge$ `zero_flag`.

The program counter *points* at the instruction which is set in the instruction memory, which is changed at the rising clock edge. That particular instruction is then decoded and carried out by the processor.

3.2 Instruction Memory

A byte-addressable memory array of 4096 bytes is used to store program instructions. The memory contents are initialized at the start of simulation by reading hexadecimal byte values from the file `instructions.txt`. Since the memory is byte-addressed and follows a big-endian format, four consecutive bytes are concatenated in big-endian order to construct a single 32-bit instruction.

Each 32-bit instruction is structured according to the RISC-V instruction encoding format. Specific bit fields within the instruction—such as the opcode, register specifiers (`rs1`, `rs2`, `rd`), `funct3`, `funct7`, and immediate fields—are extracted and routed to the appropriate functional blocks. The instruction decoding depends on the type of instruction.

The opcode field is routed to the Control Unit to generate the appropriate control signals. The register indices (`rs1`, `rs2`, and `rd`) are sent to the Register File for operand access and destination selection. The `funct3` and `funct7` fields are provided to the ALU Control unit, which determines the specific arithmetic or logical operation to be performed.

- **R-type instruction**
  R-type instructions perform arithmetic or logical operations using two source registers (`rs1`, `rs2`) and produce a result in the destination register (`rd`). The Register File reads the values of `rs1` and `rs2` and provides them to the ALU. The ALU operation is determined by the control signals derived from the instruction fields. The computed result is written back to `rd`.

funct7	**rs2**	**rs1**	**funct3**	**rd**	**opcode**
[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]

Table 1: R-Type Instruction Format (RV64I)

Instruction	opcode [6:0]	funct3 [14:12]	func7_30[30]	ALUControl	Operation
add	0110011	000	0	0000	ADD
sub	0110011	000	1	1000	SUB
and	0110011	111	X	0111	AND
or	0110011	110	X	0110	OR
xor	0110011	100	X	0100	XOR
sll	0110011	001	X	0001	SLL
srl	0110011	101	0	0101	SRL
sra	0110011	101	1	1101	SRA
slt	0110011	010	X	0010	SLT
sltu	0110011	011	X	0011	SLTU

Table 2: Instruction Mapping for R-Type Instructions According to ALU Operation

- **I-type instruction**

  I-type instructions perform arithmetic or logical operations using one source register (`rs1`) and an immediate value (`imm`). The Register File provides the value of `rs1`, while the Immediate Generator supplies the immediate operand. A multiplexer selects between the immediate and register input for the ALU. The ALU operation is determined by the control signals, and the result is written back to `rd`.

immediate	rs1	funct3	rd	opcode
[31:20]	[19:15]	[14:12]	[11:7]	[6:0]

Table 3: I-Type Instruction Format (RV64I)

Instruction	opcode [6:0]	funct3 [14:12]	bit30 [30]	Immediate Source	ALUControl	Operation
addi	0010011	000	X	instr[31:20] (signed)	0000	ADD
slli	0010011	001	0	instr[24:20] (shamt)	0001	SLL
slti	0010011	010	X	instr[31:20] (signed)	0010	SLT
sltiu	0010011	011	X	instr[31:20] (signed)	0011	SLTU
xori	0010011	100	X	instr[31:20] (signed)	0100	XOR
srli	0010011	101	0	instr[24:20] (shamt)	0101	SRL
srai	0010011	101	1	instr[24:20] (shamt)	1101	SRA
ori	0010011	110	X	instr[31:20] (signed)	0110	OR
andi	0010011	111	X	instr[31:20] (signed)	0111	AND

Table 4: Instruction Mapping for I-Type Arithmetic Instructions

- **Load (doubleword)**
  The load instruction reads a value from data memory and writes it into the destination register `rd`. The effective memory address is computed as:

$$\text{Address} = \texttt{rs1} + \texttt{offset}$$

  The value stored at this computed address is then read from memory and written into `rd`. In this RV64I implementation, the load operation transfers a doubleword (64 bits) from memory. Load is a I-type instruction, but behaves differently than its counterparts.

- **Store (doubleword)**

immediate	rs1	funct3	rd	opcode
[31:20]	[19:15]	[14:12]	[11:7]	[6:0]

Table 5: Load (ld) Instruction Format (RV64I)

The store instruction writes a value from a source register into data memory. The effective memory address is computed as:

$$\text{Address} = \texttt{rs1} + \texttt{offset}$$

The value stored in `rs2` is written to the computed memory address. In this RV64I implementation, the store operation transfers a doubleword (64 bits) from the register file to memory. Store is a S-type instruction.

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]

Table 6: Store (sd) Instruction Format (RV64I)

- **Branch instructions**
  Branch instructions perform conditional branches based on the comparison of two source registers, `rs1` and `rs2`. The values stored in these registers are read from the Register File and compared using the ALU. The branch condition depends on the `funct3` field:
  - `beq` (`funct3 = 000`): Branch if `rs1` = `rs2`. The ALU performs subtraction; the branch is taken if the Zero flag is set.
  - `blt` (`funct3 = 100`): Branch if `rs1` $<$ `rs2` (signed). The ALU performs SLT; the branch is taken if the result equals 1. *(Bonus)*
  - `bge` (`funct3 = 101`): Branch if `rs1` $\geq$ `rs2` (signed). The ALU performs SLT; the branch is taken if the result equals 0. *(Bonus)*

$$\text{PC}_{\text{next}} = \begin{cases} \text{PC} + \text{offset}, & \text{if branch condition is true} \\ \text{PC} + 4, & \text{otherwise} \end{cases}$$

The immediate offset used for branching is sign-extended and added to the current PC to compute the target address.

imm[12|10:5]	rs2	rs1	funct3	imm[4:1|11]	opcode
[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]

Table 7: B-Type Instruction Format (`beq`/`blt`/`bge`, RV64I)

Instruction	funct3	ALU Operation	Branch Condition	Status
`beq`	000	SUB	Zero flag = 1	Required
`blt`	100	SLT	ALU result = 1	*Bonus*
`bge`	101	SLT	ALU result = 0	*Bonus*

Table 8: Branch Instructions and Their ALU Operations

3.3 Control Unit

A purely combinational decoder that maps the 7-bit opcode to seven control signals. All signals default to 0, preventing latch inference.

- **Branch**: Asserted for branch instructions, when the branching condition is deemed true. When high and the Zero flag is set, the PC is updated to branch target address.
- **MemRead**: Enables reading data from memory. Used in load instructions to fetch data from the computed address.
- **MemtoReg**: It is the select line for the MUX which decides whether the data read from the memory or the ALU output is supposed to be written in the register(rd).
- **MemWrite**: Enables writing data to memory. Used in store instructions to write register data to the computed address.
- **ALUSrc**: Selects the second ALU operand. When high, the ALU uses the immediate value instead of `rs2`.
- **RegWrite**: Enables writing to the Register File. When high, the result of the ALU or memory is written into `rd`.
- **ALUOp**: A 2-bit signal that determines the ALU operation type. It is used by the ALU Control unit along with instruction fields to generate the final ALU control signal.

Control Signal	R-type	I-type (addi)	Load (ld)	Store (sd)	Branch (beq)
Branch	0	0	0	0	1
MemRead	0	0	1	0	0
MemtoReg	0	0	1	0	X
MemWrite	0	0	0	1	0
ALUSrc	0	1	1	1	0
RegWrite	1	1	1	0	0
ALUOp	10	00	00	00	01

Table 9: Control Signals based on the type of the instruction (RV64I)

3.4 Register File

Contains 32 general-purpose 64-bit registers with read and write capabilities.
The registers are read asynchronously, independent of what instruction is being executed. The registers are written synchronously, i.e. only on the positive clock edge and the control signal RegWrite is asserted.

Writes to register x0 are blocked.

3.5 Immediate Generator

It is a combinational logic block responsible for extracting and formatting the immediate field from the 32-bit instruction. Since different instruction formats (I-type, S-type, and B-type) encode immediate values in different bit positions, the block rearranges and concatenates the required instruction bits accordingly.

The generated immediate is sign-extended to 64 bits to match the RV64I datapath width. This ensures correct handling of negative offsets and signed arithmetic operations.

- The generated 64-bit sign-extended immediate is routed to the second input of the ALU through a MUX. When `ALUSrc` is asserted, the MUX selects the immediate value, allowing the ALU to perform immediate-based arithmetic operations and effective address calculations.
- For branch instructions, the immediate is also passed to a shift-left-by-1 block. This shift aligns the branch offset properly for PC-relative addressing. The shifted immediate is added to the current PC to compute the branch target address.
  A final MUX selects between `PC + 4` (sequential execution) and the computed branch target address. The selected value becomes `PC_next`.

3.6 ALU Control

Translates `ALUOp`, `funct3`, and `funct7[5]` into a 4-bit `ALUControl` signal which defines which operation to be performed by the ALU.

ALUOp	funct3	funct7_30	ALUControl	Operation
00	XXX	X	0000	ADD (Load/Store)
01	000	X	1000	SUB (BEQ comparison)
01	100	X	0010	SLT (BLT comparison — *Bonus*)
01	101	X	0010	SLT (BGE comparison — *Bonus*)
10	000	0	0000	ADD
10	000	1	1000	SUB
10	111	X	0111	AND
10	110	X	0110	OR

Table 10: ALU Control Signal Generation Logic

For branch instructions (ALUOp = 01), the ALU control is now `funct3`-dependent: BEQ uses SUB (to check equality via the zero flag), while BLT and BGE use SLT (to compare via the set-less-than result). This enables supporting multiple branch types with minimal additional hardware. But the ALU is capable of performing the following operations based on ALU-Control it receives after the decoding.

ALUControl	Operation
0000	ADD
0001	SLL
0010	SLT
0011	SLTU
0100	XOR
0101	SRL
0110	OR
0111	AND
1000	SUB
1101	SRA

Table 11: ALU Operation Selection Based on 4-bit ALUControl

3.7 64-bit ALU

The ALU instantiates 10 dedicated sub-modules that all compute in parallel. A 10-to-1 mux selects the correct result based on `ALUControl`.

Arithmetic Logic Unit (ALU)

The ALU takes two 64-bit inputs: the value from `rs1` and a second operand selected by a MUX between `rs2` and the `imm` . The selected operands are processed according to the 4-bit `ALUControl` signal.

The ALU output is routed either to the Data Memory (for load and store address computation) or directly to the Register File for write-back, depending on the instruction type.

In addition to the result, the ALU generates status flags:

- **Carry flag**: Generated only during addition and subtraction operations.
- **Overflow flag**: Indicates signed overflow in addition and subtraction operations.
- **Zero flag**: Asserted when the ALU result equals zero.

These flags are used for the monitoring of arithmetic conditions and for control decisions such as branch evaluation.

3.7.1 ALU Operations

- **ADD** (`add_mod`): 64-bit addition implemented using ripple-carry logic.
- **SUB** (`sub_mod`): 64-bit subtraction performed using two's complement addition.
- **AND / OR / XOR** (`and_mod / or_mod / xor_mod`): Bitwise operations implemented using `generate` loops.
- **SLL** (`sll_mod`): Logical left shift, fills vacated least significant bits with 0.
- **SRL** (`srl_mod`): Logical right shift, fills vacated most significant bits with 0.
- **SRA** (`sra_mod`): Arithmetic right shift, fills vacated most significant bits with `a[63]` (sign bit).
- **SLT** (`slt_mod`): Signed set-less-than. Subtracts operands and checks sign bits.
- **SLTU** (`sltu_mod`): Unsigned comparison using carry-out from subtraction.

3.7.2 ALU Unit Testing

The ALU was independently verified using a dedicated testbench (`alu_tb.v`) comprising **55 test cases** that cover all 10 operations. Each test checks the 64-bit result and relevant status flags (carry, overflow, zero). The testbench was compiled and executed using Icarus Verilog:

```
$ iverilog -o alu_tb_run alu_tb.v
$ vvp alu_tb_run
FINAL RESULT: Passed 55/55 tests
```

The test cases are organized by ALU operation, with each group targeting specific corner cases and boundary conditions:

Table 12: ALU Unit Test Summary — 55 Test Cases (All Passed)

Tests	Operation	Opcode	Key Scenarios Tested	Result
1–12	ADD	0000	Zero+zero, positive overflow, carry+overflow+zero, unsigned wrap, double negative, carry propagation	12/12 PASS
13–23	SUB	1000	Zero baseline, equal cancel, unsigned borrow, signed under/overflow, negative cancel, random	11/11 PASS
24–27	AND	0111	Mask with zero, complementary patterns, upper-32 extraction, random pattern	4/4 PASS
28–31	OR	0110	Zero baseline, identity, complementary merge, random pattern	4/4 PASS
32–35	XOR	0100	Zero baseline, complement to all-ones, self-XOR cancellation	4/4 PASS
36–39	SLL	0001	Shift by 0, LSB to MSB (shift 63), alternating pattern, zero shift	4/4 PASS
40–43	SRL	0101	Shift by 0, right by 63, cross 32-bit boundary, upper half zeroed	4/4 PASS
44–47	SRA	1101	Sign extension (negative), positive shift, shift out completely, sign across 32-bit boundary	4/4 PASS
48–51	SLT	0010	Equal values, negative < zero, zero > negative, most negative < least negative	4/4 PASS
52–55	SLTU	0011	Equal values, greater operand, signed/unsigned boundary crossing, equal MAX values	4/4 PASS

Selected ADD Test Vectors (with flag verification):

Table 13: ADD Operation — Representative Test Vectors

#	A	B	Result	C	O	Z
1	0000000000000000	0000000000000000	0000000000000000	0	0	1
2	7FFFFFFFFFFFFFFF	0000000000000001	8000000000000000	0	1	0
3	8000000000000000	8000000000000000	0000000000000000	1	1	1
4	FFFFFFFFFFFFFFFF	0000000000000001	0000000000000000	1	0	1
7	8000000000000000	FFFFFFFFFFFFFFFF	7FFFFFFFFFFFFFFF	1	1	0
9	00000000FFFFFFFF	0000000000000001	0000000100000000	0	0	0

Selected SUB Test Vectors (with flag verification):

Table 14: SUB Operation — Representative Test Vectors

#	A	B	Result	O	Z
13	0000000000000000	0000000000000000	0000000000000000	0	1
15	0000000000000000	0000000000000001	FFFFFFFFFFFFFFFF	0	0
16	8000000000000000	0000000000000001	7FFFFFFFFFFFFFFF	1	0
17	7FFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	8000000000000000	1	0
23	0000000000000001	FFFFFFFFFFFFFFFF	0000000000000002	0	0

Verification: All 55 test cases passed, confirming that every ALU sub-module—ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, and SLTU—produces correct results and status flags across normal, boundary, and overflow conditions.

3.8 Data Memory

It is implemented as a 1024-byte, byte-addressable memory with a 10-bit address bus and a 64-bit data bus, which is capable of reading and writing memory addresses.

When `MemWrite` is asserted, the 64-bit value on `write_data` is written to the specified address. This action is synchronous with the positive clock edge.
When `MemRead` is asserted, the 64-bit value stored at the given address is provided on `read_data`. This action is asynchronous.

3.9 Test Program 1 — Sum of First N Natural Numbers

Table 15: Test Program 1 — Sum of $N = 10$ (42 Cycles)

Cycle	PC	Instruction	Type
1	0x00	`addi x1, x0, 10`	I-type
2	0x04	`addi x2, x0, 0`	I-type
3	0x08	`addi x3, x0, 1`	I-type
4	0x0C	`add x2, x2, x1`	R-type (ALU ADD)
5	0x10	`sub x1, x1, x3`	R-type (ALU SUB)
6	0x14	`beq x1, x0, +8`	B-type (not taken)
7	0x18	`beq x0, x0, -12`	B-type (taken → 0x0C)
	— loop repeats 9 more times (cycles 4–7) —		
41	0x14	`beq x1, x0, +8`	B-type (taken → 0x1C)
42	0x1C	`beq x0, x0, 0`	Infinite loop (halt)

3.10 Register File — Sum of N

Table 16: Register State After Sum-of-N Simulation (42 Cycles)

Reg	Hex Value	Decimal
x0	0000000000000000	0
x1	0000000000000000	0
x2	0000000000000037	55
x3	0000000000000001	1
x4–x31	0000000000000000	0

Verification: $\dfrac{N(N+1)}{2} = \dfrac{10 \times 11}{2} = 55$

3.11 Test Program 2 — Fibonacci Sequence

Table 17: Test Program 2 — Fibonacci (51 Cycles)

Cycle	PC	Instruction	Type
1	0x00	`addi x1, x0, 0`	I-type
2	0x04	`addi x2, x0, 1`	I-type
3	0x08	`addi x4, x0, 8`	I-type
4	0x0C	`addi x5, x0, 1`	I-type
5	0x10	`add x3, x1, x2`	R-type (ALU ADD)
6	0x14	`add x1, x2, x0`	R-type (ALU ADD)
7	0x18	`add x2, x3, x0`	R-type (ALU ADD)
8	0x1C	`sub x4, x4, x5`	R-type (ALU SUB)
9	0x20	`beq x4, x0, +8`	B-type (not taken)
10	0x24	`beq x0, x0, -20`	B-type (taken → 0x10)
	— loop repeats 7 more times (cycles 5–10) —		
50	0x20	`beq x4, x0, +8`	B-type (taken → 0x28)
51	0x28	`beq x0, x0, 0`	Infinite loop (halt)

3.12 Register File — Fibonacci

Table 18: Register State After Fibonacci Simulation (51 Cycles)

Reg	Hex Value	Decimal
x0	0000000000000000	0
x1	0000000000000015	21
x2	0000000000000022	34
x3	0000000000000022	34
x4	0000000000000000	0
x5	0000000000000001	1
x6–x31	0000000000000000	0

Verification — Expected Fibonacci Sequence:

$$\underbrace{0}_{F_0}, \underbrace{1}_{F_1}, \underbrace{1}_{F_2}, \underbrace{2}_{F_3}, \underbrace{3}_{F_4}, \underbrace{5}_{F_5}, \underbrace{8}_{F_6}, \underbrace{13}_{F_7}, \underbrace{21}_{F_8}, \underbrace{34}_{F_9}$$

Final register values `x1` $= 21 = F(8)$ and `x2` $= 34 = F(9)$ match the expected sequence.

All values match the expected results.

4 Timing Analysis

4.1 Critical Path for Each Instruction

Every instruction goes through a different set of components. The delay along the longest path decides how fast we can clock the processor.

Table 19: Critical Path Comparison

Type	Critical Path	Stages
R-type	$t_{\text{CQ}} + t_{\text{IM}} + t_{\text{RF,r}} + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{mux}} + t_{\text{RF,su}}$	IF, ID, EX, WB
I-type	$t_{\text{CQ}} + t_{\text{IM}} + \max(t_{\text{RF,r}}, t_{\text{IG}}) + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{mux}} + t_{\text{RF,su}}$	IF, ID, EX, WB
`ld`	$t_{\text{CQ}} + t_{\text{IM}} + t_{\text{RF,r}} + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{DM,r}} + t_{\text{mux}} + t_{\text{RF,su}}$	IF–WB
`sd`	$t_{\text{CQ}} + t_{\text{IM}} + t_{\text{RF,r}} + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{DM,su}}$	IF–MEM
`beq`	$t_{\text{CQ}} + t_{\text{IM}} + t_{\text{RF,r}} + t_{\text{ALU}} + t_{\text{mux}}$	IF, ID, EX

t_{CQ}: PC clock-to-Q t_{IM}: instruction memory $t_{\text{RF,r}}$: register read t_{IG}: imm gen t_{mux}: MUX t_{ALU}: ALU $t_{\text{DM,r}}$: data mem read $t_{\text{RF,su}}/t_{\text{DM,su}}$: setup time.

4.2 Choosing the Clock Period

Since this is a single-cycle design, every instruction has to finish in one clock period. The clock is only as fast as the slowest instruction. Looking at the table, `ld` clearly takes the longest—it is the only one that goes through all five stages. So the minimum clock period is:

$$\boxed{T_{\text{clk}} \;\geq\; t_{\text{CQ}} + t_{\text{IM}} + t_{\text{RF,r}} + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{DM,r}} + t_{\text{mux}} + t_{\text{RF,su}}}$$

Every other instruction finishes sooner but still has to wait for the full T_{clk}.

4.3 ALU Delay Breakdown

Table 20: ALU Sub-Module Delays

Module	Architecture	Delay
AND / OR / XOR	1-gate deep	$O(1)$
SLL / SRL / SRA	6-stage barrel shifter	$O(\log n)$
ADD / SUB	64-bit ripple carry	$O(n)$
SLT / SLTU	Subtract + compare	$O(n)$

The ripple-carry adder is the ALU bottleneck: the carry propagates through all 64 bits serially. Since all 10 sub-modules compute in parallel, the overall t_{ALU} is bounded by the adder/subtractor.

5 Read/Write Timing and Clocked Writes

5.1 When Do Reads and Writes Happen?



Figure 2: Read/write timing for R-type and I-type instructions. Register reads happen combinationally (early in the cycle); register writes happen only at the rising clock edge.

- **Register reads are combinational**—the register file outputs data as soon as the address lines (`rs1`, `rs2`) are available from the instruction. No clock edge needed.
- **Register writes happen at the positive clock edge**—the result computed by the ALU (or loaded from memory) gets written into `rd` only when the clock transitions from 0 to 1. Until that edge, the register still holds its old value.
- If an instruction reads and writes the *same* register in one cycle, the read returns the old value and the new value is stored at the end. This works because the write waits for the edge.

5.2 Why Writes Are Clocked (Not Asynchronous)

Both the register file and data memory use **synchronous (clocked) writes**—data is latched only at `posedge clk`. The writes are *synchronous*.

During the cycle, signals are still propagating through the combinational logic and may temporarily hold wrong values (glitches). If the register file wrote data the instant it appeared at the input, those glitches would get stored. By making the write wait for the clock edge, we make sure the data has fully settled to its correct value before anything is actually stored.
The same applies to data memory—`sd` computes the address through the ALU, but the actual memory write only happens at the clock edge, not before.

6 Design Decisions and Trade-offs

1. **Single-cycle vs. pipelined**: Simplifies control (no hazard detection, no forwarding) but limits $f_{\max}$ based on the slowest instruction (`ld`).
2. **Structural ALU**: Each operation has a dedicated module. All compute simultaneously, but this provides good modularity and independent testability.
3. **Big-endian memory**: Both memories use big-endian byte ordering.
4. **x0 protection**: Write to `x0` is blocked in the register file, as required by RISC-V.

7 File Structure

Table 21: Project Files

File	Purpose
`proc.v`	Top-level processor (sequential)
`control_unit.v`	Opcode decoder
`registers.v`	32×64-bit register file
`instruction_memory.v`	4096-byte instruction ROM
`data_memory.v`	1024-byte data RAM
`immgen.v`	Immediate sign-extension
`alucon.v`	ALU control decoder
`alu.v`	ALU top-level (10-op mux)
`add_mod.v` ... `sra_mod.v`	10 ALU sub-modules
`seq_tb.v`	Testbench (sequential)
`pipe.v`	Pipelined processor (top-level)
`pipe_tb.v`	Testbench (pipelined)
`instructions.txt`	Hex-encoded test program
`register_file.txt`	Simulation output

Phase II: Pipelined Processor

8 Pipelined Processor Architecture

In the single-cycle design, every instruction completes in one clock cycle whose length is dictated by the slowest instruction (`ld`). Pipelining overlaps the execution of multiple instructions by dividing the datapath into five stages—**IF**, **ID**, **EX**, **MEM**, and **WB**—separated by pipeline registers. This increases throughput (ideally one instruction completed per cycle) at the cost of introducing *hazards* that must be detected and resolved.

8.1 Pipelined Datapath



Figure 3: Pipelined Processor Datapath — Reference from the textbook (Patterson & Hennessy, *Computer Organization and Design*). The five stages (IF, ID, EX, MEM, WB) are separated by pipeline registers (IF/ID, ID/EX, EX/MEM, MEM/WB). The forwarding unit and hazard detection unit are added to resolve data and control hazards.

8.2 Pipeline Registers

Four sets of pipeline registers latch all data and control signals between adjacent stages:

Register	Key Fields
IF/ID	PC, 32-bit instruction
ID/EX	PC, rs1/rs2 data, immediate, rd, rs1 addr, rs2 addr, funct3, funct7[5], all control signals
EX/MEM	ALU result, store data, rd, MemRead, MemWrite, RegWrite, MemtoReg, branch taken flag
MEM/WB	Memory read data, ALU result, rd, RegWrite, MemtoReg

Table 22: Pipeline Register Contents

On every rising clock edge, each register captures the outputs of its preceding stage and presents them as stable inputs to the next stage.

9 Hazard Handling

Pipelining introduces three classes of hazards that can disrupt correct execution:

1. **Structural Hazards** arise when two instructions need the same hardware resource in the same cycle (e.g., a single memory used for both fetch and data access). In our design, this is avoided by using *separate instruction and data memories*, so no structural conflicts occur.

2. **Data Hazards** occur when an instruction depends on the result of a previous instruction that has not yet completed write-back. For example, if `add` writes to `x1` and the next `sub` reads `x1`, the correct value may not be in the register file yet. These are resolved using a *Forwarding Unit* and, when forwarding is insufficient, a *Hazard Detection Unit* that stalls the pipeline.

3. **Control Hazards** occur at branch instructions because the branch decision is not known until the EX stage, but the processor has already fetched the next instructions assuming no branch. If the branch is taken, those fetched instructions are wrong and must be discarded (*flushed*).

The following subsections describe the hardware units that handle data and control hazards.

9.1 Data Forwarding Unit

In the sequential processor, every instruction completes before the next begins, so a register write always precedes the subsequent read. In a pipeline, an instruction in the **EX** stage may need a value that is still being computed or written back by an older instruction in the **MEM** or **WB** stage. Without intervention, the register file would supply a stale value.

The **Forwarding Unit** resolves this by bypassing the required data directly from later pipeline registers to the ALU inputs, without waiting for the write-back to complete. Two multiplexers (`ForwardA`, `ForwardB`) select among three sources for each ALU operand:

Sel	Source	Meaning
00	ID/EX register	No hazard; use register file value
10	EX/MEM register	EX hazard (forward from MEM stage)
01	MEM/WB register	MEM hazard (forward from WB stage)

Table 23: Forwarding Multiplexer Selection

9.1.1 EX Hazard (MEM → EX Forwarding)

Occurs when the instruction currently in the **MEM** stage writes to a register that the instruction in the **EX** stage reads. The ALU result is forwarded from the EX/MEM pipeline register.

Condition (all must be true):

- The instruction in MEM is going to write to a register (`RegWrite` is asserted).
- The destination register is not `x0` (since `x0` is always zero).

- The instruction in MEM is *not* a load (`MemtoReg` is not set)—because a load's data is not available yet at this point.
- The destination register matches one of the source registers (`rs1` or `rs2`) of the instruction currently in EX.

When all conditions hold, the ALU result sitting in the EX/MEM pipeline register is forwarded directly to the corresponding ALU input, bypassing the register file entirely.

9.1.2 MEM Hazard (WB → EX Forwarding)

Occurs when the instruction in the **WB** stage writes to a register that the instruction in the **EX** stage reads, and no EX hazard already covers it.

Condition (all must be true):

- The instruction in WB is going to write to a register (`RegWrite` is asserted).
- The destination register is not `x0`.
- No EX hazard already covers the same register (EX hazard has higher priority since it carries a more recent result).
- The destination register matches one of the source registers (`rs1` or `rs2`) of the instruction in EX.

This path forwards the write-back value from MEM/WB—which may be either an ALU result or loaded memory data, depending on the instruction type.

9.1.3 WB → ID Bypass

A same-cycle bypass detects when WB is writing a register that ID is reading in the same clock edge, and substitutes the write-back value directly into the decode stage outputs.

9.1.4 Forwarding Scenarios by Instruction Type

The table below lists common data dependency scenarios and how each is resolved.

Sequence (older → newer)	Hazard Type	Resolution
`add x1,...` → `sub ...,x1,...`	EX hazard	Forward ALU result from EX/MEM
`add x1,...` → *nop* → `or ...,x1,...`	MEM hazard	Forward from MEM/WB
`add x1,...` → `sd x1, 0(x2)`	EX hazard (rs2)	Forward ALU result to store data
`ld x1, 0(x2)` → `add ...,x1,...`	**Load-use**	**Stall 1 cycle**, then WB→EX forward
`ld x1, 0(x2)` → *nop* → `add ...,x1,...`	MEM hazard	Forward loaded data from MEM/WB
`add x1,...` → `beq x1, x2, L`	EX hazard	Forward ALU result to branch operand

Table 24: Common Forwarding Scenarios

Key rule: Forwarding is never performed when the destination register is `x0` (hardwired zero) or when `RegWrite` is not asserted (e.g., store instructions do not produce a register result).

9.2 Hazard Detection Unit

Forwarding resolves most data hazards, but one case cannot be handled by forwarding alone: the **load-use hazard**. A load instruction produces its result at the end of the MEM stage. If the very next instruction needs that value in the EX stage, the data is simply not ready in time—no pipeline register yet holds the loaded value when EX begins.

The Hazard Detection Unit sits in the **ID** stage and checks:

- Is the instruction currently in EX a *load*? (i.e., `MemRead` is asserted in ID/EX)
- Is the load's destination register not `x0`?
- Does the load's destination match either source register (`rs1` or `rs2`) of the instruction being decoded in ID?

If all three are true, a load-use hazard is detected.
When a load-use hazard is detected:

1. The **PC is stalled** (retains its current value).
2. The **IF/ID register is stalled** (the same instruction is re-decoded next cycle).
3. A **bubble (NOP)** is inserted into ID/EX by zeroing all control signals.

After the one-cycle stall, the loaded data reaches MEM/WB and can be forwarded to EX via the normal WB→EX path.

9.3 Control Hazards

Branch instructions create control hazards because the branch outcome is not known until the **EX** stage, by which time two subsequent instructions have already been fetched.

The processor implements **Backward Taken, Forward Not Taken (BTFNT)** static branch prediction as a bonus feature. This heuristic exploits the observation that backward branches (negative offsets) typically form loop back-edges and are taken most of the time, while forward branches (positive offsets) are usually not taken.

Prediction rule:

$$\text{predicted\_taken} = \begin{cases} 1, & \text{if branch offset} < 0 \quad \text{(backward branch — predict } \textbf{TAKEN}\text{)} \\ 0, & \text{if branch offset} \geq 0 \quad \text{(forward branch — predict } \textbf{NOT TAKEN}\text{)} \end{cases}$$

The prediction is evaluated in the **EX** stage by examining the sign bit of the branch target offset stored in the ID/EX pipeline register.

Prediction outcomes:

- **Correct prediction (no penalty):** If the prediction matches the actual branch outcome (e.g., a backward branch that is indeed taken, or a forward branch that is not taken), execution continues without any flush or stall.
- **Misprediction (2-cycle penalty):** If the prediction is wrong (e.g., a backward branch that is actually not taken, or a forward branch that is actually taken), the pipeline performs a **flush**:
  1. The IF/ID and ID/EX pipeline registers are cleared (all fields set to zero), converting the two wrongly fetched instructions into harmless bubbles.
  2. The PC is corrected:
     - If predicted taken but actually not taken: PC is set to the sequential address (PC of branch + 4).
     - If predicted not taken but actually taken: PC is redirected to the branch target (PC + offset).

Flush condition:

$$\text{flush\_pipeline} = \text{predicted\_taken} \oplus \text{actual\_branch\_taken}$$

The flush fires only on a misprediction (XOR of prediction and actual outcome). This results in a **2-cycle penalty only on mispredicted branches**, rather than on every taken branch as in a predict-not-taken scheme. For loop-heavy programs, BTFNT significantly reduces the total number of flush cycles because loop back-edges (backward branches) are correctly predicted as taken. The flush takes priority over any concurrent load-use stall.

Performance advantage over predict-not-taken: In a typical loop that iterates N times, predict-not-taken incurs a 2-cycle penalty on every iteration (since the backward branch is always taken except on the last iteration), totaling $2(N-1)$ wasted cycles. BTFNT correctly predicts the backward branch as taken for all $N-1$ iterations and only mispredicts once when the loop exits, reducing the penalty to just 2 cycles total.

10 Pipelined Test Program — Hazard Verification

The pipelined processor was tested using a program that exercises data forwarding (EX and MEM), load-use stalls, store/load round-trips, and control hazards (branch flushing). The test program contains 15 meaningful instructions followed by 4 trailing NOPs, completing in 21 clock cycles.

10.1 Decoded Test Program

Table 25: Pipelined Test Program — Full Instruction Listing (21 Cycles)

#	PC	Instruction	Purpose / Hazard Tested
— Initialization —			
0	0x00	`addi x2, x0, 5`	Initialize x2 = 5
1	0x04	`addi x3, x0, 10`	Initialize x3 = 10
— Arithmetic with Data Forwarding —			
2	0x08	`add x1, x2, x3`	x1 = 5 + 10 = 15 (EX fwd of x3, MEM fwd of x2)
3	0x0C	`sub x2, x2, x3`	x2 = 5 − 10 = −5 (MEM fwd of x3)
4	0x10	`and x4, x3, x3`	x4 = 10 & 10 = 10
5	0x14	`and x5, x3, x4`	x5 = 10 & 10 = 10 (EX fwd of x4)
6	0x18	`or x6, x2, x4`	x6 = −5 | 10 = −5 (MEM fwd of x4)
7	0x1C	`or x7, x2, x3`	x7 = −5 | 10 = −5
— Store/Load Round-Trip (load-use hazards) —			
8	0x20	`sd x1, 0(x5)`	mem[10] = 15 (EX fwd of x5 for address)
9	0x24	`ld x10, 0(x5)`	x10 = mem[10] = 15 (**load-use stall** if next reads x10)
10	0x28	`sd x6, 24(x5)`	mem[34] = −5
11	0x2C	`ld x11, 24(x5)`	x11 = mem[34] = −5
— Control Hazard Test (taken branch) —			
12	0x30	`beq x4, x5, +8`	x4 = 10, x5 = 10 ⇒ **taken** (skip inst 13)
13	0x34	`beq x0, x0, 0`	Infinite halt (**skipped/flushed** by branch)
14	0x38	`add x13, x1, x10`	x13 = 15 + 15 = 30 (branch target)
— Pipeline Drain —			
15–18	0x3C–0x48	`add x0, x0, x0` ×4	Trailing NOPs

10.2 Hazard Scenarios Exercised

The test program exercises the following hazard resolution mechanisms:

1. **EX→EX Forwarding (instructions 2, 5):** The `add` at instruction 2 reads `x3` written by the immediately preceding `addi` (instruction 1). Similarly, the `and` at instruction 5

reads `x4` produced by instruction 4. In both cases, the forwarding unit bypasses the ALU result from EX/MEM to the current EX stage.

2. **MEM→EX Forwarding (instructions 2, 3, 6):** Instruction 2 reads `x2` written two instructions earlier (instruction 0); instruction 3 reads `x3` from instruction 1 via MEM/WB; instruction 6 reads `x4` from instruction 4 via MEM/WB.

3. **Store/Load Round-Trip (instructions 8–11):** Values are stored to data memory and then loaded back, verifying the memory path. The `sd`/`ld` pairs confirm correct address computation and data transfer through the pipeline.

4. **Control Hazard / Branch Flush (instruction 12):** A `beq` instruction is taken (x4 = x5 = 10), causing the pipeline to flush the speculatively fetched instruction 13 (the infinite halt loop) and redirect the PC to the branch target at 0x38, where instruction 14 executes correctly.

10.3 Simulation Results

The pipelined processor was compiled and simulated using Icarus Verilog:

```
$ iverilog -o pipe_tb pipe_tb.v
$ vvp pipe_tb
Simulation finished. register_file.txt generated.
```

The simulation terminates via the halt instruction (`beq x0, x0, 0`), which forms an infinite loop. The testbench timeout (500 cycles) is reached, confirming the halt loop is active. All instructions prior to the halt execute correctly.

10.4 Register File — Pipelined Processor Output

Table 26: Register State After Pipelined Simulation (21 Cycles)

Reg	Hex Value	Decimal	Expected Computation
x0	0000000000000000	0	Hardwired zero
x1	000000000000000f	15	`add x1, x2, x3` = 5 + 10
x2	fffffffffffffffb	−5	`sub x2, x2, x3` = 5 − 10
x3	000000000000000a	10	`addi x3, x0, 10`
x4	000000000000000a	10	`and x4, x3, x3` = 10
x5	000000000000000a	10	`and x5, x3, x4` = 10 (EX fwd)
x6	fffffffffffffffb	−5	`or x6, x2, x4` = −5 | 10 = −5
x7	fffffffffffffffb	−5	`or x7, x2, x3` = −5 | 10 = −5
x8	0000000000000000	0	Unused
x9	0000000000000000	0	Unused
x10	000000000000000f	15	`ld` from mem[10] = 15
x11	fffffffffffffffb	−5	`ld` from mem[34] = −5
x12	0000000000000000	0	Unused
x13	000000000000001e	30	`add x13, x1, x10` = 15 + 15 (after branch)
x14–x31	0000000000000000	0	Unused

10.5 Simulation Waveforms

The following waveforms were captured from the pipelined processor simulation. They show the internal datapath and control signals during execution of the hazard verification test program.



Figure 4: Pipelined Processor Waveform — Register file signals, instruction fetch, operand routing, immediate values, and write-back data across the test program execution.



Figure 5: Pipelined Processor Waveform — Control signals (ALUOp, ALUSrc, Branch, MemRead, MemWrite, RegWrite), ALUControl selection, funct3/funct7 decoding, and opcode transitions during hazard test execution.

10.6 Output Verification

All 10 non-zero register values match the expected computation exactly.

- **Initialization (x2, x3):** Correctly set to 5 and 10 via `addi`.
- **Arithmetic with forwarding (x1, x2, x4–x7):** `x1` = 15 (add with EX/MEM forwarding), `x2` = −5 (sub), `x4` = `x5` = 10 (and with EX forwarding), `x6` = `x7` = −5 (or

with MEM forwarding) — confirms data forwarding works correctly across arithmetic and logical operations.

- **Store/Load round-trip (x10, x11):** `x10` = 15 loaded from mem[10] (where x1 was stored) and `x11` = −5 loaded from mem[34] (where x6 was stored) — confirms the store→load memory path functions correctly through the pipeline.
- **Branch + post-branch computation (x13):** 30 = 15 + 15 — the branch at instruction 12 was correctly taken (x4 = x5 = 10), the infinite halt at instruction 13 was flushed, and instruction 14 at the branch target executed correctly.

The simulation confirms that all hazard resolution mechanisms—**data forwarding**, **load-use handling**, and **branch flushing**—operate correctly in the pipelined processor.

11 Bonus Features

The following enhancements were implemented beyond the base project requirements:

11.1 Backward Taken, Forward Not Taken (BTFNT) Branch Prediction

Instead of the basic *always predict not taken* strategy, the processor implements a **BTFNT static branch prediction** scheme. The prediction is based on the sign of the branch offset:

- **Negative offset (backward branch):** Predicted as **TAKEN**. The PC is speculatively set to the branch target address.
- **Positive offset (forward branch):** Predicted as **NOT TAKEN**. The PC continues to PC + 4.

This exploits the fact that most backward branches are loop back-edges that are taken on every iteration except the last. For a loop with N iterations:

- **Predict-not-taken:** Mispredicts $N - 1$ times $\Rightarrow 2(N - 1)$ penalty cycles.
- **BTFNT:** Mispredicts only once (on loop exit) $\Rightarrow$ 2 penalty cycles.

The hardware cost is minimal: one comparator checks the sign bit of the branch offset to generate the `predicted_taken` signal, and a single XOR gate compares the prediction against the actual outcome to generate the flush signal.

11.2 Additional Branch Instructions: BLT and BGE

The base specification requires only `beq` (branch if equal). As a bonus, two additional branch instructions have been implemented:

- `blt` (`funct3 = 100`): Branch if `rs1` $<$ `rs2` (signed comparison). The ALU control unit selects the SLT operation, and the branch is taken if the ALU result equals 1.
- `bge` (`funct3 = 101`): Branch if `rs1` $\geq$ `rs2` (signed comparison). The ALU control unit selects the SLT operation, and the branch is taken if the ALU result equals 0.

These are implemented by extending the ALU control decoder (`alucon.v`) to dispatch based on `funct3` when `ALUOp = 01`, and adding a `case` statement in the EX-stage branch condition evaluation logic (`pipe.v`).

12 Conclusion

This report presented the design, implementation, and verification of a 64-bit RISC-V processor (RV64I subset) in both sequential and pipelined configurations.

Sequential Processor

The single-cycle design provides a straightforward baseline: each instruction completes within one clock period. The modular architecture—control unit, 10-operation structural ALU, register file with `x0` protection, and dual memory subsystem—demonstrates core processor concepts. Timing analysis shows the `ld` instruction determines the minimum clock period as it traverses all five datapath stages. Synchronous writes prevent glitch-induced corruption. Two test programs (Sum-of-N and Fibonacci) validated correct operation.

Pipelined Processor

Pipelining divides the datapath into five stages (IF, ID, EX, MEM, WB) separated by pipeline registers, enabling overlapped execution and higher throughput. However, this introduces hazards that require dedicated resolution hardware:

1. **Pipeline Registers** (IF/ID, ID/EX, EX/MEM, MEM/WB) isolate each stage and carry both data and control signals forward, enabling independent operation of all five stages within a single clock cycle.

2. **Data Forwarding Unit** bypasses computed results from later pipeline stages (MEM and WB) directly to the ALU inputs in the EX stage, eliminating stalls for most arithmetic and memory-address dependencies. EX hazard forwarding provides the most recent ALU result; MEM hazard forwarding provides the result from two instructions prior (including loaded data). A same-cycle WB→ID bypass handles the register-file read-after-write timing.

3. **Hazard Detection Unit** identifies the one case forwarding cannot solve—the load-use hazard—and inserts a single-cycle stall (bubble) to allow the loaded data to become available for forwarding.

4. **Control Hazard Handling** uses a **Backward Taken, Forward Not Taken (BTFNT)** static branch prediction policy (*bonus feature*). Backward branches (negative offset) are predicted taken; forward branches (positive offset) are predicted not taken. On a misprediction, the pipeline flushes the two speculatively fetched instructions by clearing the IF/ID and ID/EX registers, incurring a 2-cycle penalty. For loop-heavy code, this dramatically reduces flush penalties compared to always-not-taken prediction.

5. **Additional Branch Instructions (Bonus):** Beyond the required `beq`, the processor supports `blt` (branch if less than) and `bge` (branch if greater or equal). The ALU control unit dispatches the appropriate ALU operation (SUB for BEQ, SLT for BLT/BGE), and the EX-stage branch resolution logic evaluates the correct condition based on `funct3`.

A comprehensive test program verified all hazard resolution mechanisms by exercising EX→EX forwarding chains, load-use stalls with subsequent forwarding, MEM→EX forwarding after NOP separation, and taken-branch flushing. All 14 register outputs matched the expected values exactly, confirming correct pipelined execution.
Together, these components ensure correct execution while preserving the throughput advantages of pipelining. The same modular functional units (ALU, register file, memories, control unit) are reused from the sequential design, demonstrating that pipelining is primarily an architectural enhancement at the datapath and control level.