Flogg./HD CSE 2nd Semester (64)

25 October 2016

10

10

10

ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

Department of Computer Science and Engineering (CSE) MESTER FINAL EXAMINATION

SUMMER SEMESTER, 2015-2016

RATION: 3 Hours

FULL MARKS: 150

CSE 4205: Digital Logic Design

programmable calculators are not allowed. Do not write anything on the question paper.

There are 8 (eight) questions. Answer any 6 (1) and the question paper. There are 8 (eight) questions. Answer any 6 (six) of them.

Figures in the right margin indicate marks

	1-But of the Marks.	
1	Describe the operation of a 3-bit up-down ripple counter using J-K flip-flop with relevant	7
	replain the operation of a 4 bit bidirectional shift register using D flip-flop and provide	10
)	necessary figure. Distinguish between PLA and PAL. Design disjoined PLA and PAL for the Boolean functions	8
	Distinguish of given below: $\chi(a,b,c) = \sum_{i} (2,3,5,7)$	
	$\chi(a,b,c) = \sum (0,1,5)$ $\chi(a,b,c) = \sum (0,2,3,5)$	
2)	Find the value of \mathbf{x} for the following equations: i. $(13442)_7 = (321020)\mathbf{x}$	5
6	ii. $(110101)_2 = (\mathbf{x})_{\text{Gary code}}$ Describe the operation of a clocked S-R flip-flop with appropriate truth table, characteristic table, excitation table, characteristic equation and graphic symbol. How can a clocked S-R	10

flip-flop can be converted into a clocked D flip-flop? () Design an asynchronous BCD counter and explain its operation. Mention a different type of

name for this counter.

a) Draw the following combinational logic circuit with appropriate truth table:

Octal-to-binary encoder

Binary-to=octal decoder

b) Derive the state diagram from the following state table given in Table 1. Reduce the number of the states in the state table and tabulate the reduced state table. Also show the reduced state diagram.

Table 1: State table for Question 3(b)

<u> </u>	Next State		Output	
Present	0	x=1	$\chi = 0$	x = 1
State	x = 0	- h	0	0
а		0	0	0
b	d		0	0
С	f	е	1	0
d	g	u a	0	0
e e	d	<u> </u>	1	1
f	f	10	0	1
g	g	<u>n</u>	1	0
h	g	a	1 1	

Starting from state 'd' of the given state table, find the output sequence generated with an input Starting from state 'd' of the given state table, this are reduced state table/state diagram and show sequence 0 1 1 1 0 0 1 0 0 1 1. Do the same for the both cases for a same input sequence.

that the output sequence is the same for the both each $Q_{(t+1)} = \overline{Q_{(t)}}$. Where $Q_{(t+1)} = \overline{Q_{(t)}}$. Where $Q_{(t+1)} = \overline{Q_{(t)}}$. is the present state and $Q_{(t+1)}$ is the next state of the output.

How can a full adder be implemented with the help of half adder? Draw necessary diagram. Describe possible poss 4.

How can a full adder be implemented with the first state of the possible remedies. Explain 'Race around' condition with appropriate timing diagram. Describe possible remedies

- with appropriate examples.

 c) Explain how a 2-bit gray code counter can be developed with J-K flip-flop with necessary diagram.
- 5. a) Design a 16:1 multiplexer with the help of 4:1 multiplexer.

What are the differences between a synchronous and an asynchronous counter?

- How can register store data with the help of flip-flop which store only a single bit? Explain with necessary diagram.
- "NAND and NOR gates can be defined as universal gate"- Explain. Design all basic logic 6. a) gates using NAND and NOR gates.

b) How can a universal shift register can be developed from a bidirectional shift register? Draw

a figure of a universal shift register.

- c) What do you mean by preset and clear input in the flip-flop? Use J-K flip-flop to describe their operations with necessary diagram and truth table.
- 7. a) Obtain the simplified expressions in i. POS and ii. SOP form for the Boolean function: $F(w,x,y,z) = \prod (0,1,2,4,5,7,11,15)$

b) Develop the state table containing the present state, next state, input and output for the state diagram given below. Also find out the state equations for this state diagram.




Figure 1: State diagram for Question 7(b)

- "Flip-flop can be used to develop a counter"- Explain with necessary timing diagram.
- Distinguish between edge triggering and pulse duration/level triggering. Explain how a signal can be converted in 8. a) signal can be converted to an impulse signal using necessary circuit diagram.

Convert the D flip-flop to the T flip-flop following necessary steps.

Compare among R-S, J-K and master-slave J-K flip-flops with necessary diagram.