5

10

10

7

8

ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

Department of Computer Science and Engineering (CSE) WASTER FINAL EXAMINATION

SUMMER SEMESTER, 2016-2017

ullon: 3 Hours

FULL MARKS: 150

CSE 4205: Digital Logic Design

There are 8 (eight) questions. Answer any 6 (eight) and the question paper. There are 8 (eight) questions. Answer any 6 (six) of them. Figures in the right margin indicate marks.

susofs are used to monitor the pressure and the temperature of a chemical solution stored in The circuitry for each sensor produces a HIGH voltage when a specified maximum is exceeded. An alarm requiring a LOW voltage input must be activated when either pressure or the temperature is excessive. Design a circuit for this application. Find the complement of F = x + yz; then show that F.F' = 0 and F + F' = 1. Show that the dual of the exclusive-OR is equal to its complement. Design a combinational circuit that converts a decimal digit from 2,4,2,1 code to 8,4,-2,-1 code.

Use a Karnaugh map to simplify the following expression to minimum form as directed: 12 F(W,X,Y,Z) = (X+Y')(W+Z')(X'+Y'+Z')(W+X+Y+Z) (To minimum SOP form) F(A,B,C,D) = A'B' + AB' + C'D' + CD' (To minimum POS form) A majority function is a combinational circuit which generates output 1 when the input 8 variables have more 1s than 0s and 0 otherwise. Based on this argument design a 3-input majority function. Show that $A O B O C O D = \sum (0, 3, 5, 6, 9, 10, 12, 15)$. 5

In number system, complements play a vital role in subtraction. There are two different 5 methods of complement - r's and (r-1)'s complements. What are the basic reasons behind using two different types of complements in number system? An ABCD-to-seven-segment decoder is a combinational circuit that converts a decimal digit 20

in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, and g) select the corresponding segments in the display, as shown in Fig. 1(a). The numeric display thosen to represent the decimal digit is shown in Fig. 1(b). Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder using a minimum number of gates. The six invalid combinations should result in a blank display.




Figure 1(a): Segment Designation.



Figure 1(b): Numerical designation for display.

What are the differences between a synchronous counter and an asynchronous counter? In sequential circuit, "Race around condition" creates a problem generating unstable output. Explain how it is generated in sequential circuit but not in combinational circuit with appropriate appropriate timing diagram. Describe possible remedies to fix this problem with appropriate that the problem with appropriate the statement of the problem with a pro examples and figures.

How can a universal shift register can be developed from a bidirectional shift register where register operation will be selected as How can a universal shift register can be developed a shift register operation will be selected accord a figure of a 4 bits universal shift register where register operation will be selected accord a figure of a 4 bits universal shift register where register operation will be selected according table (Table 1).

to the following table (Table 1).

Table 1: Register option table for question 4(c)

Mode Variables	Register Operation
S_1 S_0	Parallel Loading
0 0	Shift Left
0 1	Shift Right
$\frac{1}{1}$	No Change

Write down the truth table of a D flip-flop. From the table prove that $Q_{(t+1)} = D$. Where $Q_{(t+1)} = D$ is the next state of the output.

the present input and $Q_{(t+1)}$ is the next state of the output. the present input and Q₍₍₊₁₎ is the flext state the present input and Q₍₍₊₁₎ is the flext state to the present input and Q₍₍₊₁₎ is the flext state to the present input and Q₍₍₊₁₎ is the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the flext state of the present input and Q₍₍₊₁₎ is the present input 5. a)

Consider an analog clock as Fig. 2(a) and clock, you can count from 0001(Binary of light presented in Fig. 2(b). In this binary analog clock, you can count from 0001(Binary of light presented in Fig. 2(b). presented in Fig. 2(b). In this billary altered are asynchronous counter circuitry consideration of 1210). Now you have to draw an asynchronous counter circuitry consideration.

this binary analog clock.

[Hints: An asynchronous counter starts counting from its highest or lowest possible states are 0,000 and 1111 [Hints: An asynchronous counter, lowest and highest states are 0000 and 1111 respecting But both of these states are absent for this scenario. So initially you can start your con from 0000 state but it won't be repeated anymore.]




Figure 2(a): Analog Clock.




Figure 2(b): Binary Analog Clock.

- c) Discuss relative comparison among R-S flip flop, J-K flip flop and Master-Slave flip fig with the help of appropriate diagrams and truth tables.
- "The ROM is used to implement a complex combinational circuit in one IC package." had on this statement discuss its internal configuration and how it is used as memory device.
 - How is the 4-to-2 encoder different from a 4-to-1 multiplexer? Draw the truth tables to following combinational circuits:
 - i. 16-to-4 priority encoder.
 - 16-to-1 multiplexer.
 - c) Derive the state diagram from the following state table (Table 2).

Table 2: State table for question

resent	Next State		Output	
State	x = 0	x = 1	x = 0	x =
h	ſ	Ь	0	0
c	<u>d</u>	С	0	0
d		ее	0	0
e		а	ı	0
ſ	<u>a</u>	С	0	0
g		Ь	l	- 1
h	- <u>8</u>	h	0	1
0.1	8		Account to the second second	0

Reduce the number of the states in the state table and tabulate the reduced state table. As show the reduced state diagram.

state 'd' of the given state table, find the output sequence (different states) with an input sequence 0 1 1 1 0 0 1 0 0 1 1. Do the same for the content states) from state with an input sequence 0 1 1 1 0 0 1 0 0 1 1. Do the same for the reduced state diagram and show that the output sequence is the same for the best and show that the output sequence is the same for the best and the b with an one of the same for the reduced state diagram and show that the output sequence is the same for the both cases for a constant sequence. rippul sequence.

ripple counter toggle (T) flip flop is normally used. In a Digital Logic Design a ripple and a sked to implement a 4 bit ripple up-down counter but there is of I flip flop in laboratory. Only you can use D flip flop as they are available at You know the conversion between different flip flops. Now how can you at flip flop using only D flip flop? Thip flop using only D flip flop?

conent 1 mp and 10 clock pulses, draw the 3 outputs Q₀, Q₁ and Q₂ of the ripple counter who Fig. 3. State which output is the MSR and which is the MSR and which is the many counter that the many counter the many count outputs Q₀, Q₁ and Q₂ of the ripple counter which is the LSB. Assume that you all-zeros state (000) as shown below Assume that I is a contract to the LSB. in the all-zeros state (000) as shown below. Assume the J-K flip-flops are rising-edgengrered.




Figure 3: Timing Diagram.

subtractor is a combinational circuit that can take three bits as input and produce two 10 bas output. Now implement a full subtractor circuitry using convenient multiplexer.

in Fig. 4 a Pattern Detection Machine is demonstrated which recognizes the sequence 20 This pattern detection machine is nothing but a finite state machine that represents a spential circuit. It produces output found = 1 when the sequence is occurred otherwise and = 0. Based on this scenario answer the following questions:




Figure 4: Pattern Detection Machine.

Draw and label the transitions in the state diagram where states are START, GOT0, GOT01, GOT011, and GOT0110.

Write the state table from the state diagram.

Using J-K flip flop build a pattern detector circuit which can detect the sequence "0110" following Design procedure.

For the following input bit stream, generate the output bit stream considering 'overlapping' condition:

Input bit stream = 00111001101101010

hat is the purpose of power-on LOAD input in register?

5

8

7