Computer Architecture Lab

Lab07 – Week #7



CPI=1 processor's problem


Long Cycle Time (LOAD instr.) All instructions take as much time as the slowest


Arithme	tic & Log	jical						
PC	Inst N	lemory (Reg File	mux	ALU	mux setup	\geq	? . >3
,		·					_	
Load								
PC	Inst N	lemory (Reg File	mux	ALU	Data M	em	mux setup
←		•	— Critic	al Path -		'		
Store								_ ~
PC	Inst N	lemory	Reg File	mux	ALU	Data M	em	
Duanala								
Branch		- 1						
PC	Inst N	lemory	Reg File	cmp	mux setup		?	
			l In	-		1045		
		IF	ID	EX	MEM	WB		



Multi-Cycle Approach

- Single memory unit
- ➤ Single ALU (2 Adder X)
- Registers after every major functional unit








Multi-Cycle

Stage #	Action for R-type instructions	Action for Memory instructions	Action for Branches	Action for Jumps	Remarks	
0	IR = Memory[PC]					
		Instr Decode				
1		& Register				
	ALUOut = PC + (Sign-Extended (IR[15:0]) << 2)				Fetch	
	ALUOut =	ALUOut = A +	If (A==B) then	PC =	Execution or	
2		Sign-Extended		{ PC[31:28],	Branch/Jump	
	A op B	(IR[15:0])	PC = ALUOut	(IR[25:0]<<2) }	Completion	
		Load: MDR =			Memory	
_	Reg [IR[15:11]]	Memory[ALUOut]			Access &	
5	3 = ALUOut	Store: Memory			R-type	
		[ALUOut] = B			Completion	
		Load: Reg			Memory	
4		[IR[20:16]] =			Read	
		MDR			Completion	

Figure 2 - Example Execution Stages for The multi-cycle datapath




Multi-Cycle CPU FSM Diagram





R-type(S0: IF(1))

0 IR = Memory[PC] Instr Fetch
PC = PC + 4






R-type(S1: ID(2))

```
A = Reg [ IR[25:21] ] Instr Decode

B = Reg [ IR[20:16] ] & Register


ALUOut = PC + (Sign-Extended (IR[15:0]) << 2 ) Fetch
```






R-type(S6: EX(3))

ALUOut = A op B ALUOut = A + Sign-Extended (IR[15:0]) If (A==B) then PC = ALUOut |PC| = |PC





R-type(\$7: WB(4))





Instance name of top module

Instance name	Description
U0_PC	Program counter
U1_MEM	Memory (IM+DM)
U2_IR	Instruction Register
U3_MDR	Memory data register
U4_FSM	Finite State Machine Main Controller
U5_RF	Register File
U6_A Temporary register for Read data1	
U7_B	Temporary register for Read data2
U8_SEU	Sign Extend Unit
U9_ALU	Arithmetic Logical Unit
U10_MUL	Multiplier Unit
U11_ALUO	Temporary register for ALU result



ROM_MICRO.txt

Port name	Classification	Bit	Description
IorD	Output	1-bit	Memory Access for Instruction or Data
MemRead	Output	1-bit	Memory Read Enable Signal
MemWrite	Output	1-bit	Memory Write Enable Signal
DataWidth	Output	3-bit	Memory Data Control signal
IRwrite	Output	1-bit	Instruction Register Write Enable signal
RegDst	Output	2-bit	Register Destination Selection
RegDatSel	Output	3-bit	Register Write Data Selection
RegWrite	Output	1-bit	Register Write Enable signal
ExtMode	Output	1-bit	Extender Control signal
ALUsrcA	Output	3-bit	ALU input A Selection
ALUsrcB	Output	3-bit	ALU input B Selection
ALUop	Output	5-bit	ALU Operation Control signal
ALUctrl	Output	2-bit	ALU Control signal
Branch	Output	3-bit	Branch Address Selection signal
PCsource	Output	2-bit	Next PC Selection
PCwrite	Output	1-bit	PC Write Enable signal
StateSel	Output	2-bit	Next FSM State Number Selection

^{*} There are an 8-bit reserved field between PCwrite and StateSel. Set them as xxxxxxxxx.



ROM_MICRO.txt



ROM_DISP.txt

Port name	Classification	Bit	Description
undef	Input	1-bit	Undefined Instruction
raddr	Input	8-bit	Address for Microprogram ROM

```
1_xxxxxxxx // OP 111001
1_xxxxxxxx // OP 111010
1_xxxxxxxx // OP 111011
1_xxxxxxxx // OP 111100
1_xxxxxxxx // OP 111101
1_xxxxxxxx // OP 111110
1_xxxxxxxx // OP 111111
1_xxxxxxxx // FN 000000 sll
1_xxxxxxxx // FN 000001
1_xxxxxxxx // FN 000011 srl
0_00000110 // FN 000011 sra
```

Change 1 -> 0 undef signal, enter address for ROM_MICRO.txt 0x06



M_TEXT_SEG.txt

*You can change underbar(_) position for convenience


 R-Type:
 op
 \$rs
 \$rt
 \$rd
 shamt
 func


 I-Type:
 op
 \$rs
 \$rt
 imm16

 J-Type:
 op
 imm26




Simulation









Simulation






Instruction Fetch (subu \$3 \$5 \$6)











Instruction Decode (subu \$3 \$5 \$6)






Execution (subu \$3 \$5 \$6)





Write Back (subu \$3 \$5 \$6)





Thank You

Multi-Cycle CPU FSM Diagram

