




Public

# An Introduction to EUV Sources for Lithography

Michael Purvis  
ASML

STROBE – Friday, September 25 at 10:00am




- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- EUV Source: Architecture
- Principles of EUV Generation
- Challenges and Practicalities

# Society's hunger for chips remains unstilled


**175 ZB**

Data created per year by 2025<sup>1</sup>



# Continued demand propels Moore's Law


Major trends in computing drive long term demand



# EUV industrialization: from technology demonstration to HVM insertion

**2006**


ASML ships  
world's first full field  
EUV tool



28 nm  
Lines and spaces

**2010**


ASML ships 1<sup>st</sup> NA 0.25  
pre-production system  
NXE:3100



19 nm  
Lines and spaces

**2013**


ASML ships 1<sup>st</sup> NA 0.33  
TD system  
NXE:3300B



13 nm  
Lines and spaces

**2017**

**ASML ships 1<sup>st</sup> NA 0.33  
HVM system  
NXE:3400B**



7 nm and 5 nm  
node patterns

# And it's here: we see EUV - enabled chips in 2019

ASML

## EUV up and running in High Volume Manufacturing

7nm EUV

### Performance and efficiency reimaged

Power efficiency and performance come first with the Exynos 9825, the industry's first mobile processor built with 7nm EUV processing technology. EUV, or extreme ultraviolet lithography, allows Samsung to fabricate smaller structures, enabling it to print finer circuitry and develop a faster and more power efficient processor.

Samsung's first 7-nanometer EUV processor will power the Galaxy Note 10  
It should deliver improved power and efficiency.



TSMC's 7nm EUV Making Progress: PDK, DRM, EDA Tools, 3rd Party IP Ready

TSMC this week has said that it has completed development of tools required for design of SoCs that are made using its 5 nm (CLN5FF, N5) fabrication technology. The company indicated that some of its alpha customers (which use pre-production tools and custom designs) had already started risk production...



TSMC: First 7nm EUV Chips Taped Out, 7nm Risk Production in Q2 2019

Last week, TSMC made two important announcements concerning its progress with extreme ultraviolet lithography (EUV). First up, the company has successfully taped out its first customer chip using its second generation 7 nm process technology, which incorporates limited EUV usage. Secondly, TSMC disclosed plans to start risk production of 5...



Samsung Completes Development of 5nm EUV Process Technology

Samsung Foundry this week announces that it has completed development of its first-generation 5 nm fabrication process (previously dubbed 5LP). The manufacturing technology uses extreme ultraviolet lithography (EUVL) and is set to provide significant performance, power, and area advantages when compared to Samsung's 7 nm process (known as 7LP).



TSMC Reveals 6 nm Process Technology: 7 nm with Higher Transistor Density

TSMC this week unveiled its new 6 nm (CLN6FF, N6) manufacturing technology, which is set to deliver a considerably higher transistor density when compared to the company's 7 nm (CLN7FF, N7) fabrication process. An evolution of TSMC's 7 nm node, N6 will continue to use the same design rules, making...




Samsung Starts Mass Production of Chips Using Its 7nm EUV Process Tech

Samsung Foundry on Wednesday said that it had started production of chips using its 7LP manufacturing technology that uses extreme ultraviolet lithography (EUV) for select layers. The new fabrication process will enable Samsung to significantly increase transistor density of chips while optimizing their power consumption. Furthermore, usage of EUV...



### Rethink Evolution

World's 1st Flagship 5G SoC powered with 7nm+ EUV<sup>7</sup>




# Advantages of EUVL : Samsung Infographic

ASML


## What is EUV and Its Advantages?

### 01 The Changes of Semiconductor Exposure Light Source



### 02 What is EUV?

The EUV system, which utilizes extreme ultraviolet technology, can perform photolithography process by using a light source with EUV wavelength. In the world of chip manufacturing, realizing finer circuits is vital as it enables integration of more components inside a chip, which helps build those with higher power and energy efficiency. Upcoming EUV scanners will utilize EUV radiation at a 13.5nm wavelength, less than 1/14 of what current ArF excimer laser scanners are able to provide.



### 03 The Advantages of Using EUV

#### 1. PPA(Power, Performance, Area)


Samsung's 7nm LPP EUV technology not only greatly reduces the process complexity with better yields, but it also allows around 40% increase in area efficiency with 20% higher performance or around 50% lower power consumption, compared to its 10nm FinFET predecessors with ArF.

10nm LPE → 7nm LPP



#### 2. Better fidelity

By using EUV, we can draw clearer circuit on a wafer than using ArF. Better pattern fidelity brings higher design flexibility and better performance.



#### 3. Reduced mask layers

Samsung's 7LPP process can reduce the total number of masks by about 20% compared to non-EUV process, enabling customers to save time and cost.



### 04 EUV Leader

As an EUV pioneer, Samsung has started its initial EUV production at S3 fab in Hwaseong Korea. By 2020, Samsung expects to have an EUV-dedicated line for customers needing high-volume manufacturing of their next-generation chip designs.



SAMSUNG

### 03 The Advantages of Using EUV

#### 1. PPA(Power, Performance, Area)


Samsung's 7nm LPP EUV technology not only greatly reduces the process complexity with better yields, but it also allows around 40% increase in area efficiency with 20% higher performance or around 50% lower power consumption, compared to its 10nm FinFET predecessors with ArF.

10nm LPE → 7nm LPP



#### 2. Better fidelity

By using EUV, we can draw clearer circuit on a wafer than using ArF. Better pattern fidelity brings higher design flexibility and better performance.



#### 3. Reduced mask layers

Samsung's 7LPP process can reduce the total number of masks by about 20% compared to non-EUV process, enabling customers to save time and cost.




# NXE:3400B: 13 nm resolution at full productivity

Supporting 5 nm logic, <15nm DRAM requirements

**ASML**

Slide 8





<b>Resolution</b>	13 nm
<b>Full wafer CDU</b>	$\leq 1.1$ nm
<b>DCO</b>	$\leq 1.4$ nm
<b>MMO</b>	$\leq 2.0$ nm
<b>Focus control</b>	$\leq 60$ nm
<b>Productivity</b>	$\geq 125$ WPH

- Overlay
- Imaging/Focus
- Productivity

\*PFR = pupil fill ratio


# Wafers exposed on EUV systems grows exponentially





- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- EUV Source: Architecture
- Principles of EUV Generation
- Challenges and Practicalities

# EUV light is generated in the source and guided through the scanner onto the wafer




# How does the EUV laser-produced-plasma source work?

ASML

EUV light source parameters of note:


- High power CO<sub>2</sub> laser: >20kW pulsed
- Laser and EUV pulse duration: 10's ns
- Each tin droplet hit with 2 laser pulses: Pre-pulse and main-pulse
- Small tin droplets (~30um) traveling at high velocity (~100m/s)
- Long laser beam path (~300m) with precise laser-to-droplet timing and targeting required

Public  
Slide 12






# Industrial high power CO<sub>2</sub> laser

*High beam quality for gain extraction and EUV generation*



# Droplet Generator: Principle of Operation


- Tin is loaded in a vessel & heated above melting point
- Pressure applied by an inert gas
- Tin flows through a filter prior to the nozzle
- Tin jet is modulated by mechanical vibrations




Short term droplet position stability  $\sigma \sim 1 \mu\text{m}$


# NXE:3XY0 EUV Source: Main modules


*Populated vacuum vessel with tin droplet generator and collector*



# Introduction to the NXE EUV source










- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- EUV Source: Architecture
- Principles of EUV Generation
- Challenges and Practicalities

# Understanding light emitted by Sn plasma



- We maximize emission of Extreme Ultraviolet light at 13.5nm
  - “Line radiation” from a “U.T.A.”, light produced by many bound-bound transitions or light emitted by the transition of an electron within a Sn ion about 15% will make it to the scanner.
- Other wavelengths are removed by the multi-layer mirror EUV optics
- Roughly 40% of the power dumped into the plasma is emitted by radiation, of that radiation about 15% will make it to the scanner.

# Laser Produced Plasma Density and Temperature



Nishihara et al. (2008)


## Conditions for optimal plasma

1. Temperatures between 50-100eV
2. Ion densities 10<sup>17</sup>- 10<sup>18</sup> #/cm<sup>3</sup>
3. Large volume with density and temperature
4. Long time scale to maintain density and temperature

Three distinct regions exist where Sn is not much use for making EUV:

1. Low density
  - Collisional excitation process is not efficient
2. High density
  - Laser cannot reach material directly, it's reflected out of this region.
3. Low temperature
  - Plasma is not hot enough to really support ionizations for max. EUV

# A basic picture of laser interaction with a plasma



A 1D cartoon of laser interaction

- Laser energy is absorbed primarily through inverse bremsstrahlung absorption.

$$K_{IB} = \left( \frac{\nu_{ei}}{c} \frac{\omega_p^2}{\omega^2} \right) \left( 1 - \frac{\omega_p^2}{\omega^2} \right)^{-1/2} = K_o n_c T(x)^{-3/2} \frac{n(x)^2}{n_c^2} \left( 1 - \frac{n(x)}{n_c} \right)^{-1/2}$$

- Laser energy is deposited up to the critical density surface

$$n_c = \frac{m \epsilon_0}{e^2} \frac{(2\pi c^2)}{\lambda^2} = \frac{1.1 \times 10^{21}}{\lambda_{\mu m}^2}$$

For  $\lambda=10.6\text{um}$  light  
 $\sim 10^{19} \text{ #cm}^{-3}$


- Heat is then transferred beyond the critical density through heat conduction

$$q = -K_o T^{5/2} \frac{\partial T}{\partial x}$$

- EUV is generated within the plasma where temperature is sufficient to produce Sn ions of interest and the density is as high as possible.

# Fundamentals: EUV Generation in LPP




Laser produced plasma (LPP) as an EUV emitter





Tin Laser Produced Plasma Image

1. High power laser interacts with liquid tin producing a plasma.
2. Plasma is heated to high temperatures creating EUV radiation.
3. Radiation is collected and used to pattern wafers.


# EUV Source: MOPA+PP Operation



# Target formation is critical for high CE plasma



# Semi-empirical models use physics to connect different experimentally measured sensitivities



Target formation is very reproducible and follows simple


A **semi-empirical model** is a mix of

1. physics
2. fits from data


→ **simple formulas** capture behavior

# Example:


## The time Pre-Pulse hits affects droplet expansion



Scan of droplet position in  
PP beam along direction of  
droplet travel




Semi-empirical model



How: combination of  
physics and data fit


# Example:

## Droplet location in Pre-Pulse affects expansion rates



Scan of droplet position in PP beam along direction perpendicular of droplet travel

How: combination of physics and data fit





# Full-model can capture a much more complex behavior

ASML

Slide 28


Over 10 independent variables can affect Target formation, giving a vast range of Target sizes and positions.



# Radiation hydrodynamics provides insight into the plasma **ASML**


## Pre-pulse modeling

Slide 29



A small plasma forms at the front side of the droplet that initiates the forces and subsequent shock waves that drive the expansion process.

## Drift phase modeling using ALE-AMR




An adaptive mesh tracks the expanding droplet material for more than 2us.

# What plasma simulation capabilities have we developed? **ASML**


## Main-pulse modeling using LLNL code HYDRA

Slide 30




# Atomic simulations useful for EUV radiation predictions

Understanding the assumption of a thermal distribution of excited states




1D calculations confirm that the assumption of a thermal distribution of excited states is not a good approximation.

LTE and NLTE simulations using the same atomic configurations




Calculations that assume LTE lead to emission at higher photon energies.

Measured EUV spectra



Simulated Spectra were improved using NLTE.


LTE = Local Thermal Equilibrium



- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- EUV Source: Architecture
- Principles of EUV Generation
- Challenges and Practicalities

# EUV Collector: Normal Incidence

- Ellipsoidal design
  - Plasma at first focus
  - Power delivered to exposure tool at second focus (intermediate focus)
- Wavelength matching across the entire collection area
- IR spectral filtering




Normal Incidence Graded Multilayer Coated Collector


# Tin management architecture

## Transport, collection and tin removal from critical surfaces

- Keep collector, EUV path and metrology clean
- 1 nm of Sn reduces reflectivity by 20%
  - Mass of 1 s operation uniformly spread over collector
  - $10^7$  s lifetime wanted
- Strategies:
  - Gas transport
  - Liquid and solid tin collection modules
  - Tinphobic/tinphilic surfaces
  - Etching chemistry



First 3300 collector  
lasted 60 seconds



$\text{Sn}$  → Sn vapor (diffusion debris)

$\text{Sn}^+$  → Fast Sn ion (line of sight debris)


$\text{Sn}$  ● → Sn particle

$\text{Sn}$  → Sn scattering / splashing


↓  
Sn dripping / dropping

Tin etching  
chemistry

# Collector Protection by Hydrogen Flow – Transport



# Collector protection by tin etching – Tin removal



## Main Challenges:


- Low lifetime of hydrogen radicals
- Instability of Stannane

# Collector Lifetime - Coatings

Materials selection is key to protect surfaces from contamination

- Need robust coatings as we increase power
- Plasma-surface interaction plays a key role

Example of MLM coating damage



Coating + cap

Caps are used to protect the MLM

## Current challenges:


1. Tin contamination
2. Coatings: damage/blistering → new coatings under evaluation

Bos, R. & all, Journal of Applied Physics, 120 (2016)

# Collector degradation <0.1%/GP for NXE:3400B@125wph


**ASML**

Public  
Slide 38



NXE:3400B base configuration

**0.1-0.3%/GP**



NXE:3400B test configuration  
(ASML factory)


**<0.1%/GP**

# Research progress on collector lifetime

Demonstrated <0.03%/Gp

Feasibility research on proto next gen source has demonstrated < 0.03%/Gp


First image: 0.89 GP



cts/px

200  
100  
0


Last image: 32 GP



cts/px

200  
100  
0

32-GP Collector Life Test:  
difference image



<0.03%/GP

Some learning from research can be rapidly introduced to the product through the gas and flow conditions

# EUV Power Scaling:


Research System incorporates High-Power CO<sub>2</sub> chain

**ASML**

Slide 40




5-cube system is built with 3100 amplifiers



Research system only capable of short burst (15ms) operation due to thermo-optical limitations of final focus

# Power scaling on track to meet product roadmap



# High-NA system architecture finalized



**Improved metrology**  
2-3x improvement in overlay/focus

**Wafer Stage**  
2x increase in acceleration


**Cooling hood**  
Mitigate wafer heating

**Improved Source position**  
Allows for larger transmission, compatible with 0.33 NA

# Optics fabrication in progress, metrology in place



ASML




# EXE:5000 system global design completed

Solid progress on system design and optics development and – manufacturing



ASML



**EUV chips have made it to the end market!**

**Our customers** are ramping up EUV for the 7nm Logic node and preparing for the 16nm DRAM node with systems deliveries and qualification on-going. EUV layers adoption continues to grow to reduce patterning complexity and cost


**ASML EUV lithography** systems continue to improve on productivity and availability supporting our Logic and DRAM customers roadmap while maintaining, state of the art overlay performance and year on year cost reduction

- Dose-controlled power of 250W on multiple tools at customers
- Droplet Generator with improved lifetime and reliability >700 hour average runtime in the field>3X reduction of maintenance time
- Collector lifetime improved to > 100Gp (4X at 3X higher power)

**Availability improvements** are well underway to meet our customers requirements, with the NXE:3400C supporting >90% availability

**Path towards 500W EUV** demonstrated in research

- EUV CE is up to ~ 6 %
- In burst EUV power demonstration up to 500W
- CO<sub>2</sub> Laser development supports EUV power scaling



# Acknowledgements:

Alex Schafgans, Peter Mayer, Slava Rokitski, Jayson Stewart, Andrew LaForge, Alex Ershov, Michael Purvis, Yezheng Tao, Mike Vargas, Jonathan Grava, Palash Das, Lukasz Urbanski, Rob Rafac, Alex Frenzel, Niels Braaksma, Joshua Lukens, Chirag Rajyaguru, Georgiy Vaschenko, Carmen Zoldesi, Qiushi Zhu, Adam Kielczewski, Klaus Hummler, Silvia De Dea, Martijn Leenders, Payam Tayebati, David Brandt, Daniel Brown and many others.

ASML US LP, 17075 Thornmint Ct. San Diego, CA 92127-2413, USA


Marcel Mastenbroek, Jan van Schoot, Roderik van Es, Mark van de Kerkhof, Leon Levasier, Daniel Smith, Uwe Stamm, Sjoerd Lok, Arthur Minnaert, Martijn van Noordenburg, Jowan Jacobs, Joerg Mallmann, David Ockwell, Henk Meijer, Judon Stoeldraijer, Christian Wagner, Eelco van Setten, Jo Finders, Koen de Peuter, Chris de Ruijter, Milos Popadic, Roger Huang, Marcel Beckers, Rolf Beijssens, Kars Troost, Andre Engelen, Dinesh Kanawade, Arthur Minnaert, Niclas Mika, Vadim Banine, Jos Benschop and many others.

ASML Netherlands B.V., De Run 6501, 5504 DR Veldhoven, The Netherlands

# Acknowledgements:

**ASML**

Public  
Slide 47



# ASML