

Lab 1 Deliverables – Cory Holt

The screenshot displays the Vivado Messages window, which provides a detailed log of the synthesis process. The window is organized into a tree view on the left and a message list on the right. The tree view includes categories such as Vivado Commands, Analysis Results, Elaborated Design, Synthesis, and Synthesized Design. The message list shows various status and information messages, including warnings, infos, and statuses. The messages are color-coded: yellow for warnings, blue for infos, and grey for statuses. The messages are sorted by time, with the most recent messages at the bottom. The messages include details about the synthesis process, such as the files being analyzed, the modules being synthesized, and the parameters being used. The messages also include links to the relevant files and modules, which are highlighted in blue. The messages are displayed in a scrollable list, with the most recent messages at the bottom. The messages are organized into a tree view on the left, with categories such as Vivado Commands, Analysis Results, Elaborated Design, Synthesis, and Synthesized Design. The messages are color-coded: yellow for warnings, blue for infos, and grey for statuses. The messages are sorted by time, with the most recent messages at the bottom. The messages include details about the synthesis process, such as the files being analyzed, the modules being synthesized, and the parameters being used. The messages also include links to the relevant files and modules, which are highlighted in blue. The messages are displayed in a scrollable list, with the most recent messages at the bottom.

Messages

9 warnings 145 infos 255 statuses Show All

Vivado Commands (4 infos)

- General Messages (3 infos)
 - [IP_Flow 19-234] Refreshing IP repositories
 - [IP_Flow 19-1704] No user IP repositories specified
 - [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
- import_files -force -norecurse (1 info)
 - [filegmt 20-348] Importing the appropriate files for fileset: 'sources_1'

Analysis Results (2 infos)

- sources_1 (1 info)
 - [HDL 9-2216] Analyzing Verilog file "F:/ECE 440/Lab 1/lab1/lab1.srcs/sources_1/imports/Lab 1/lab1.v" into library work [lab1.v:1]
- sim_1 (1 info)
 - [HDL 9-2216] Analyzing Verilog file "F:/ECE 440/Lab 1/lab1/lab1.srcs/sim_1/imports/Lab 1/lab1_tb.v" into library work [lab1_tb.v:1]

Elaborated Design (6 infos)


- synth_design -rtl -name rtl_1 (6 infos)
 - [Synth 8-638] synthesizing module 'lab1' [lab1.v:7]
 - [Synth 8-256] done synthesizing module 'lab1' (1#1) [lab1.v:7]
 - [Project 1-570] Preparing netlist for logic optimization
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
 - [Common 17-600] The following parameters have non-default value.
general.maxThreads


Synthesis (18 infos)

- [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
- [HDL 9-2216] Analyzing Verilog file "F:/ECE 440/Lab 1/lab1/lab1.srcs/sources_1/imports/Lab 1/lab1.v" into library work [lab1.v:1]
- [Synth 8-638] synthesizing module 'lab1' [lab1.v:7]
- [Synth 8-256] done synthesizing module 'lab1' (1#1) [lab1.v:7]
- [Device 21-403] Loading part xc7z010dgg400-1
- [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ECE 440/Lab 1/lab1/lab1.srcs/constrs_1/imports/Lab 1/lab1_zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [./xil/lab1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
- [Project 1-571] Translating synthesized netlist
- [Netlist 29-17] Analyzing 4 Unisim elements for replacement
- [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- [Project 1-570] Preparing netlist for logic optimization (1 more like this)
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
- [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed. (1 more like this)
- [Common 17-83] Releasing license: Synthesis
- [Common 17-600] The following parameters have non-default value.
general.maxThreads
- [Common 17-1381] The checkpoint 'F:/ECE 440/Lab 1/lab1/lab1.runs/synth_1/lab1.dcp' has been generated.
- [Common 17-206] Exiting Vivado at Thu Jan 23 14:41:04 2020...

Synthesized Design (6 infos)

- open_run synth_1 -name synth_1 (6 infos)
 - [Netlist 29-17] Analyzing 4 Unisim elements for replacement
 - [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - [Project 1-479] Netlist was created with Vivado 2016.4
 - [Project 1-570] Preparing netlist for logic optimization
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).





```

#-----
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jan 23 14:40:29 2020
# Process ID: 388
# Current directory: F:/ECE 440/Lab 1/lab1/lab1.runs/synth_1
# Command line: vivado.exe -log lab1.vds -product Vivado -mode batch -
messageDb vivado.pb -notrace -source lab1.tcl
# Log file: F:/ECE 440/Lab 1/lab1/lab1.runs/synth_1/lab1.vds
# Journal file: F:/ECE 440/Lab 1/lab1/lab1.runs/synth_1\vivado.jou
#-----
Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source lab1.tcl -notrace
Command: synth_design -top lab1 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device
'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13696

-----
----
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 .
Memory (MB): peak = 325.586 ; gain = 114.055

-----
----
INFO: [Synth 8-638] synthesizing module 'lab1' [F:/ECE 440/Lab
1/lab1/lab1.srcs/sources_1/imports/Lab 1/lab1.v:7]
INFO: [Synth 8-256] done synthesizing module 'lab1' (1#1) [F:/ECE 440/Lab
1/lab1/lab1.srcs/sources_1/imports/Lab 1/lab1.v:7]

-----
----
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 .
Memory (MB): peak = 362.848 ; gain = 151.316

-----
----

```

Report Check Netlist:

	Item	Errors	Warnings	Status	Description
1	multi_driven_nets	0	0	Passed	Multi driven nets

Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 362.848 ; gain = 151.316

INFO: [Device 21-403] Loading part xc7z010clg400-1

INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints

Initializing timing engine

Parsing XDC File [F:/ECE 440/Lab 1/lab1/lab1.srcs/constrs_1/imports/Lab 1/lab1_zybo.xdc]

Finished Parsing XDC File [F:/ECE 440/Lab 1/lab1/lab1.srcs/constrs_1/imports/Lab 1/lab1_zybo.xdc]

INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ECE 440/Lab 1/lab1/lab1.srcs/constrs_1/imports/Lab 1/lab1_zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab1_propImpl.xdc].

Resolution: To avoid this warning, move constraints listed in [.Xil/lab1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:

No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 589.406 ; gain = 0.000

Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed =
00:00:21 . Memory (MB): peak = 589.406 ; gain = 377.875

Start Loading Part and Timing Information

Loading part: xc7z010clg400-1

Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ;
elapsed = 00:00:21 . Memory (MB): peak = 589.406 ; gain = 377.875

Start Applying 'set_property' XDC Constraints

Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ;
elapsed = 00:00:21 . Memory (MB): peak = 589.406 ; gain = 377.875

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed =
00:00:21 . Memory (MB): peak = 589.406 ; gain = 377.875

Report RTL Partitions:

+-+-----+-----+-----+
RTL Partition Replication Instances
+-+-----+-----+-----+
+-+-----+-----+-----+

Start RTL Component Statistics

Detailed RTL Component Info :

Finished RTL Component Statistics

Start RTL Hierarchical Component Statistics

Hierarchical RTL Component report

Finished RTL Hierarchical Component Statistics

Start Part Resource Summary

Part Resources:

DSPs: 80 (col length:40)

BRAMs: 120 (col length: RAMB18 40 RAMB36 20)

Finished Part Resource Summary

Start Cross Boundary and Area Optimization

```
-----
-----
-----
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ;
elapsed = 00:00:22 . Memory (MB): peak = 589.406 ; gain = 377.875
-----
-----
```

Report RTL Partitions:

```
+--+-----+-----+-----+
| |RTL Partition |Replication |Instances |
+--+-----+-----+-----+
+--+-----+-----+-----+
```

```
-----
-----
Start Timing Optimization
-----
-----
-----
-----
```

Start Applying XDC Timing Constraints

```
-----
-----
-----
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed
= 00:00:30 . Memory (MB): peak = 620.688 ; gain = 409.156
-----
-----
-----
```

```
-----
-----
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30
. Memory (MB): peak = 620.688 ; gain = 409.156
-----
-----
```

Report RTL Partitions:

```
+--+-----+-----+-----+
```


	RTL Partition	Replication	Instances	
--	---------------	-------------	-----------	--

+	+	-----	+	-----	+
---	---	-------	---	-------	---

+	+	-----	+	-----	+
---	---	-------	---	-------	---

Start Technology Mapping

Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 .
Memory (MB): peak = 630.305 ; gain = 418.773

Report RTL Partitions:

+	+	-----	+	-----	+
---	---	-------	---	-------	---

	RTL Partition	Replication	Instances	
--	---------------	-------------	-----------	--

+	+	-----	+	-----	+
---	---	-------	---	-------	---

+	+	-----	+	-----	+
---	---	-------	---	-------	---

Start IO Insertion

Start Flattening Before IO Insertion

Finished Flattening Before IO Insertion

Start Final Netlist Cleanup

Finished Final Netlist Cleanup

Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 .
Memory (MB): peak = 630.305 ; gain = 418.773

Report Check Netlist:

	Item	Errors	Warnings	Status	Description	
	multi_driven_nets	0	0	Passed	Multi driven nets	

Start Renaming Generated Instances

Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 630.305 ; gain = 418.773

Report RTL Partitions:

	RTL Partition	Replication	Instances

Start Rebuilding User Hierarchy

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed =
00:00:30 . Memory (MB): peak = 630.305 ; gain = 418.773

Start Renaming Generated Ports

Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed =
00:00:30 . Memory (MB): peak = 630.305 ; gain = 418.773

Start Handling Custom Attributes

Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed =
00:00:30 . Memory (MB): peak = 630.305 ; gain = 418.773

Start Renaming Generated Nets

Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed =
00:00:30 . Memory (MB): peak = 630.305 ; gain = 418.773

Start Writing Synthesis Report

Report BlackBoxes:

	BlackBox name	Instances
1		

Report Cell Usage:

	Cell	Count
1	LUT1	1
2	LUT2	2
3	LUT3	1
4	IBUF	4
5	OBUF	4

Report Instance Areas:

	Instance	Module	Cells
1	top		12

Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 630.305 ; gain = 418.773

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 630.305 ; gain = 153.203

Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 630.305 ; gain = 418.773

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:

No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully

synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 642.258 ; gain = 399.746

INFO: [Common 17-600] The following parameters have non-default value.

general.maxThreads

INFO: [Common 17-1381] The checkpoint 'F:/ECE 440/Lab 1/lab1/lab1.runs/synth_1/lab1.dcp' has been generated.

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 642.258 ; gain = 0.000

INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 14:41:04 2020...