


# Lecture 5

## Pipelining


From the multi-cycle implementation, only one computation stage is performed in one cycle. Therefore, a single instruction gets executed at a time. This type of implementation can be called as “*sequential implemmentation*”. However, it can be easily seen that many parts of the datapath are still available in each cycle of the multi-cycle implementation. Utilizing them would improve the performance of the processor.

### 5.1 Pipelining

*Pipelining*[BO10] is an implementation technique that utilizes all the parts of the datapath in one cycle. Here, multiple instructions are executed in parallel.




## 5.2 Datapath for Pipelined Implementation



Each blue box represent a *temporary storage* for keeping the control signals and values passing from one stage to another stage. Adding these storages allows multiple instructions to be executed in the same datapath.

The *PC Update* stage has been removed since the address of the next instruction has to be computed and used immediately.



**Exercise 5.1** Show how the following program is executed in the pipelined implementation of Y86 architecture?

```
add    %rax, %rcx  
add    %rdx, %rdx  
irmov  $10, %r8
```

**Exercise 5.2** How many cycles required to execute the following assembly problem in *multi-cycle* and *pipelined* implementation? What is the speed-up we can obtain from the pipelined implementation?

```
push    %rbx
push    %r12
irmov    0, %rax
add      %rcx, %rsi
pop      %r12
pop      %rbx
```

**Exercise 5.3** Let `%rax=10`, `%rcx=5`, and `%rdx=8`. What is the values of `%rax`, `%rcx` and `%rdx` after the following program ends?

<pre>add    %rax, %rcx sub    %rcx, %rdx</pre>
--

## 5.3 Data Hazards

The output of an instruction may be used as an operand for another instruction. This is called “*data dependency*”.

*Data Hazard* is a situation when the implementation changes the order of operand accesses so that it is different from the order when the instructions are sequentially executed. It can occur from three situations:

### 1. Read After Write (RAW)

```
i1) add  %rcx, %rax    # %rax = %rax + %rcx  
i2) add  %rax, %rdx    # %rdx = %rdx + %rax
```

```
i1) push %rcx  
i2) push %rdx
```

### 2. Write After Read (WAR)

```
i1) add  %rax, %rcx  
i2) add  %rdx, %rax
```

### 3. Write After Write (WAW)

```
i1) add  %rcx, %rax  
i2) add  %rdx, %rax
```

**Exercise 5.4** Mark the data hazards in the following sequence of instructions.

i1) <code>irmov \$10, %rax</code>
i2) <code>rrmov %rax, %rbx</code>
i3) <code>mrmov 4(%rax), %rcx</code>
i4) <code>add %rcx, %rdx</code>
i5) <code>push %rdx</code>
i6) <code>pop %rax</code>



The data hazards may be resolved by *stalling the pipeline*. This is performed by making the control unit hold back a number of instructions in the pipeline until the condition for the hazard no longer holds.

Typically, the hazard condition can be detected by the control unit in the *Decode* stage.

**Exercise 5.5** Show how the following program is *properly* executed in the pipelined implementation.

```
i1) irmov $10, %rax  
i2) rrmov %rax, %rbx  
i3) mrmov 4(%rax), %rcx
```

**Exercise 5.6** Show how the following program is executed properly in the pipelined implementation.

```
i1) irmov $1, %rcx
i2) irmov $2, %rdx
i3) add  %rdx, %rcx
i4) mrmov 4(%rcx), %rax
i5) xor  %rax, %rdx
i6) rrmov %rdx, %rbp
i7) push %rbp
```

**Exercise 5.7** From the previous exercise, can we reduce the number of cycles by exchanging the order of instructions but the program still yields the same output?

### 5.3.1 Data Forwarding

*Data Forwarding* or *forwarding* is a technique to resolve the data hazards by passing a value directly from one stage to an earlier stage in order to avoid stalling.

**Example 5.1** Show how the data forwarding helps avoid stalling.

```
i1) irmov $5, %rax  
i2) irmov $10, %rcx  
i3) add    %rax, %rcx
```

```
i1) irmov $5, %rax  
i2) irmov $10, %rcx  
i3) nop  
i4) add    %rax, %rcx
```

**Example 5.2** Show how the data forwarding helps avoid stalling.

```
i1) mrmov 5(%rbx), %rax  
i2) irmov $10, %rcx  
i3) add  %rcx, %rax
```

Here are the values that we forward to both *valA* and *valB* in the *Decode* stage:

1. current value of *valE* (*e\_valE*)
2. *valE* from the last cycle (*M\_valE*)
3. *valE* from the second last cycle (*W\_valE*)
4. current value of *valM* (*m\_valM*)
5. *valM* from the last cycle (*W\_valM*)

**Exercise 5.8** Show how the following program is executed in the pipelined implementation with Data Forwarding?

```
i1) irmov $1, %rcx
i2) irmov $2, %rdx
i3) add  %rdx, %rcx
i4) mrmov 4(%rcx), %rax
i5) xor  %rax, %rdx
i6) rrmov %rdx, %rbp
i7) push %rbp
```

## 5.4 Control Hazards

A conditional jump instruction sets the next value of *PC* to either *valC* or *valP* according to the condition. This cannot be determined until the jump instruction has finished the *Execute* stage. This problem is called ‘*control hazard*’.

The following table shows a program with a control hazard when the jump is taken:

Address (decimal)	Instruction
0	sub %rax, %rcx
2	je 21
11	irmov 10, %rax
21	add %rdx, %rcx



To solve the control hazards, a number of techniques have been proposed:

1. **Stall pipeline** clears the pipeline until the branch target is determined.
2. **Predict Branch Not Taken** always loads the next instruction into the pipeline. Then, the instructions can be discarded when the jump is taken.
3. **Dynamic Branch Prediction** uses a table indexed by the lower bits of the jump instruction address. This table contains a one-bit value indicating if the jump was previously taken.

Branch Instruction Address (binary)	Not Taken (0) or Taken (1)
0000	0
0001	0
0010	1
...	...
1111	0

Then, the branch prediction is based on the previous decision.

**Exercise 5.9** Show how the following program is executed using *Stall pipeline*, *Predict Branch Not Taken* and *Dynamic Branch Prediction using 4 lower bits*?

Address	Instruction
0x00	irmov 0, %rax
0x0A	irmov 10, %rcx
0x14	irmov 1, %rdx
0x1E	cmp %rcx, %rax
0x21	je 0x35
0x2A	add %rdx, %rax
0x2C	jmp 0x1E
0x35	hlt

## References

- [BO10] R. E. Bryant and D. R. O'Hallaron. *Computer Systems: A Programmer's Perspective (2nd edition)*. Addison-Wesley, 2010.