# Next generation electrophysiology

Interface standard proposal for very high data rate neurophysiology and low latency closed-loop experiments

SWC Workshop Next Gen (Open) Ephys: Hardware and Software May 25-26th 2016, London

### Requirements

> 1000 channels NeuroPix, Neuroseeker, Miniscope, etc.

~10 Gbps, more later


< 1ms latency Closed loop experiments, whole cell, etc.

### *Ideally also*


Dynamic clamp capable: < 100µs closed loop latency to user sw

Future proof, modular, not reliant on vendor specific components


## What design choices result from this?



### Host PC interface




# proof of principle: PCIe prototype



PCle 2 x4, \$1600

#### **FMC** connector



#### Direct PCIe DMA interface

#### > 1000 channels @ 30KHz

(approx. max. throughput is 25000 ch. \* 16 bit \* 30 kHz = 12 Gb/s = 1.5 GB/s Fills 1TB in ~11 minutes)


#### Aaron:

Direct port of Reid's Rhythm firmware & API via Xillybus


Jon & Jakob: Simple FMC test board 1 isolated intan SPI connector, 1 non-isolated

3 isolated DIO (1 out, 2 in) 3 direct DIO (bidirectional)

# proof of principle: PCIe prototype



Kintex 7 eval PCle 2 x4, \$1600



Direct PCIe DMA interface

#### > 1000 channels @ 30KHz

(approx. max. throughput is 25000 ch. \* 16 bit \* 30 kHz = 12 Gb/s = 1.5 GB/s Fills 1TB in ~11 minutes)


#### Aaron:


Direct port of Reid's Rhythm firmware & API via Xillybus

Jon & Jakob: Simple FMC test board 1 isolated intan SPI connector, 1 non-isolated

3 isolated DIO (1 out, 2 in) 3 direct DIO (bidirectional)

# PCIe prototype






# Latency test


```
for (int dataStream = 0; dataStream < numStreams; dataStream++)</pre>
    int nChans = numChannelsPerDataStream[dataStream];
    chanIndex = index + 2*dataStream;
    if ((chipId[dataStream] == CHIP ID RHD2132) && (nChans == 16)) //RHD2132 16ch. headstage
        chanIndex += 2 * RHD2132 16CH OFFSET*numStreams;
    for (int chan = 0; chan < nChans; chan++)</pre>
        channel++;
        thisSample[channel] = float(*(uint16*)(bufferPtr + chanIndex) - 32768)*0.195f;
        chanIndex += 2*numStreams;
        if (dataStream == 0 && chan == 0) //First channel of the first enabled stream
            bool check = (thisSample[channel] > THRESHOLD CHECK);
            evalBoard->setOuputSigs(check ? 0x00001 : 0x00000); // set pin high/low
index += 64 * numStreams;
auxIndex += 2*numStreams;
for (int dataStream = 0; dataStream < numStreams; dataStream++)</pre>
    if (chipId[dataStream] != CHIP ID RHD2164 B)
        int auxNum = (auxSamp+3) % 4;
        auxSamp = (++auxSamp) % 4;
        if (auxNum < 3)
            auxSamples[dataStream][auxNum] = float(*(uint16*)(bufferPtr + auxIndex) - 32768)*0.0000374;
        for (int chan = 0; chan < 3; chan++)
            channel++;
            if (auxNum == 3)
                auxBuffer[channel] = auxSamples[dataStream][chan];
```


# Latency test


```
for (int dataStream = 0; dataStream < numStreams; dataStream++)</pre>
    int nChans = numChannelsPerDataStream[dataStream];
    chanIndex = index + 2*dataStream;
    if ((chipId[dataStream] == CHIP ID RHD2132) && (nChans == 16)) //RHD2132 16ch. headstage
        chanIndex += 2 * RHD2132 16CH OFFSET*numStreams;
    for (int chan = 0; chan < nChans; chan++)</pre>
        channel++;
        thisSample[channel] = float(*(uint16*)(bufferPtr + chanIndex) - 32768)*0.195f;
        chanIndex += 2*numStreams;
        if (dataStream == 0 && chan == 0) //First channel of the first enabled stream
            bool check = (thisSample[channel] > THRESHOLD CHECK);
            evalBoard->setOuputSigs(check ? 0x00001 : 0x00000); // set pin high/low
index += 64 * numStreams;
auxIndex += 2*numStreams;
for (int dataStream = 0; dataStream < numStreams; dataStream++)</pre>
    if (chipId[dataStream] != CHIP ID RHD2164 B)
        int auxNum = (auxSamp+3) % 4;
        auxSamp = (++auxSamp) % 4;
        if (auxNum < 3)
            auxSamples[dataStream][auxNum] = float(*(uint16*)(bufferPtr + auxIndex) - 32768)*0.0000374;
        for (int chan = 0; chan < 3; chan++)
            channel++;
            if (auxNum == 3)
                auxBuffer[channel] = auxSamples[dataStream][chan];
```


# Latency test











→ PCIe is sufficiently easy to implement, Provides µs latency, at almost arbitrary channel counts.

Which FPGA/PCIe card?

→ PCIe is sufficiently easy to implement,
 Provides µs latency, at almost arbitrary channel counts.

PCIe (FMC) carrier cards are already the industry standard for similar applications.



**Zynq board**ARM cortex integration



**Kintex 7 eval** PCle 2.0 x4, \$1600



**HTG-828** PCle 3.0 x16



**Stratix V dev kit.** PCIe 3.0 x16, dual FPGA, \$15000



**Cern FMC carrier**Open source design



Vadatech VPX514 VPX (VITA-46) card (not strictly pure PCIe)

→ PCIe is sufficiently easy to implement, Provides µs latency, at almost arbitrary channel counts.

PCIe (FMC) carrier cards are already the industry standard for similar applications.




**Zynq board** Arm cortex integration



PCle 2.0 x4, \$1600




**HTG-828** PCle 3.0 x16



**Stratix V dev kit.** PCIe 3.0 x16, dual FPGA, \$15000




**Cern FMC carrier**Open source design



Vadatech VPX514 VPX (VITA-46) card (not strictly pure PCle)




**FPGA eval board**Provides PCle interface
Is future-proof



#### **FPGA** eval board

Provides PCIe interface Is future-proof

#### Firmware modules




#### **Breakout boards**

We will not want to connect probes directly to the PC, so some form of breakout boards will be needed.

#### **FPGA** eval board

Provides PCIe interface Is future-proof

#### Firmware modules



#### **Breakout boards**

We will not want to connect probes directly to the PC, so some form of breakout boards will be needed.

#### Not always needed?


#### **DIO** board

Intermediate board between FPGA board and breakout boards. FMC is great but not useful for routing outside PC case.


#### **FPGA** eval board

Provides PCIe interface Is future-proof

#### Firmware modules




What decisions result from this now?



#### **Breakout boards**


Implement different HW interfaces.


#### Firmware modules





Breakout boards need to connect to PC


Which connectors/cables?












1. Breakout board connectors

Just break out raw FMC pins VHCDI / SCSI cables



2. Firmware interconnect

Wishbone based specification?




Extendable PCIe based DMA Plus ethernet for broadcast





### Breakout board connectors







#### **Breakout board connectors**

Just break out raw FMC pins to VHCDI / SCSI cables

Space for 4 conectors & ~3 SMAs for clock etc.


68 pins
Twisted pairs
\$25 - \$400 options (shielded or not etc.)
~28GA → ~600mA/wire

Specify minimum number of pins

- VCC ( 3.3V & 12V ) /GND
- i2c bus for eeprom device id

Use LPC or HPC? Likely HPC since we want a decent pin count per connector.

### Breakout board format







Common use cases will employ 2-3 external breakout boards, likely double width, but there are cases for many more.


#### **Eurocard format?**


Don't use backplane, just use VHCDI? Can still use extruded aluminum case.





### Breakout board format





Common use cases will employ 2-3 external breakout boards, likely double width, but there are cases for many more.

Kintex 7 board


#### **Eurocard format?**

Line drivers & isolation


DIO board

Don't use backplane, just use VHCDI? Can still use extruded aluminum case.

### IP core interfaces









Core application:

Data source Firmware Aux input (A/D io) PCle interface


### IP core interfaces








Extended application:
Data source Firmware
Aux input (A/D io)
PCle interface
FPGA processing
Ethernet streaming









#### Interface between modules


Wishbone, which specifications?

### IP core interfaces










#### **Interface between modules**


Wishbone interconnect?

Data format and config register access is specified very similarly to the API.

### IP core interfaces







#### **Host PC interface**

Firmware side & Drivers

Currently use xillybus Move to something with nonrestrictive driver that can be used commercially.

### Conclusion


PCIe DMA interface is

- sufficiently developer friendly
- highest performance
- most future-proof

Proposed system can mostly use generic industry standards

Maintains compatibility with almost all existing standards

Minimizes amount of work required for new data sources to close to theoretical minimum.



#### **Interface specifications:**

- 1. Breakout board standards
- 2. IP interconnect
- 3. PCle ↔ PC interconnect

