

Nitish Kumar Srivastava

Apt 5G, 319 Highland Road, Ithaca, NY

nks45@cornell.edu

Phone: +1 (607) 379-8494

OBJECTIVE	Internship in Computer Architecture / VLSI design.		
EDUCATION	Ph.D. student, ECE, Cornell University Advisors: Prof. David Albonesi & Prof. Zhiru Zhang CGPA: 4.01/4.0		<i>Aug'14-present</i>
	B.Tech, ECE, Indian Institute of Technology, Kanpur Institute Rank 1, GPA: 10/10		<i>July'10-May'14</i>
RESEARCH	Data Dependent Frequency Scaling using Desynchronization <i>Under Dr. Rajit Manohar, ECE, Cornell University</i>		<i>June'15</i>
	<ul style="list-style-type: none">Designed efficient clock network using asynchronous handshakes to dynamically scale the frequency.Can scale frequency of processors every cycle based on dynamic instruction stream.Used RISCv rocket chip developed at U.C. Berkely to demonstrate the proposed methodology.		
	Accelerating Face Detection on Programmable SoC Using HLS <i>Under Dr. Zhiru Zhang, ECE, Cornell University</i>		<i>Jan'15</i>
	<ul style="list-style-type: none">Designed accelerator for Viola Jones face detection algorithm using High Level Synthesis.Able to achieve a frame rate suitable for realtime applications.Provided a realistic benchmark with sufficient complexity to stress state-of-the-arts HLS tools.		
PUBLICATIONS	Exploiting data-reuse patterns in stencil applications on spatial architectures <i>Under Dr. David Albonesi, Dr. Zhiru Zhang and Dr. Christopher Batten, ECE, Cornell University</i>		<i>Dec'16</i>
	<ul style="list-style-type: none">Using existing X-loops based architecture as the starting point.		
	<ul style="list-style-type: none">Accelerating Face Detection on Programmable SoC Using C-Based Synthesis. Nitish Srivastava, Steve Dai, Rajit Manohar and Zhiru Zhang, Int'l Symposium on FPGAs, 2017Flexible and dynamic power allocation in broadband multi-beam satellites. Nitish Srivastava, and A. K. Chaturvedi, IEEE Communications Letters 17.9 (2013): 1722-1725.		
COURSE PROJECTS	Pointer-Chase Prefetcher for Linked Data Structures <ul style="list-style-type: none">Designed the hardware for Linked Data Structure prefetcher in Verilog.Extended the ISA to support compiler hints to prefetch graph nodes into the cache.Evaluated the design for power, energy and performance by passing it through the ASIC tool-flow of Design Compiler, ICC place and route and Prime Time.		<i>Mar'15</i>
B.TECH PROJECT	Passive RFID Tag Chip Redesign for Low Power Operations <ul style="list-style-type: none">Designed digital and analog circuitry of a passive RFID Tag.Applied various power reduction techniques in different modules of digital block.		<i>Feb'14</i>
SELECTED AWARDS	<ul style="list-style-type: none">Selected as a Cornell Fellow in 2014 for outstanding academic performance.President's Gold Medal for best academic performance in the graduating batch, 2014.Proficiency Medal and Pratik Mishra Gold Medal for the best performance in ECE 2014.Awarded Viterbi scholarship (20 selections all over India) in 2013.All India Rank (AIR) 364(99.99 percentile) in IIT JEE'10.		
TECHNICAL SKILLS	Hardware	Verilog, BSV, Design Compiler, Encounter, SDSoc, VCS, Prime Time, gem5	
	Software	C, C++, Python, Java, MATLAB, OpenMP, CUDA, L ^A T _E X, LINUX, bash	
RELEVANT COURSES	Computer Architecture Complex ASIC design	Operating Systems Algorithms	Compilers Machine Learning