MILESTONE 2 DOCUMENT

Date Created: 2/4/2022

Date Last Updated: 2/9/2022

Group Members: Daisuke Chon, Angelica Consengco, Matthew Larkins

PIDs: A15388691, A14113566, A16052530

Component 1: Changelog

1. Specified that addresses are absolute rather than relative under Component 3, Part iv. of Milestone 1: Machine Specification - Control Flow

2. Added assembly language instruction to machine code translation example under Component 4 of Milestone 1: Programmer's Model

Component 2: ALU Operations

Our ALU should be able to support the following operations:


- logical left shift
- logical right shift
- bitwise and
- bitwise or
- Greater than or equal comparison
- Equals comparison
- 2's Comp Negation
- Addition
- Not Equals comparison

Our register file can read and write into registers. The basic implementation suits our design so we left it as is.

Component 3: Verilog Models

ALU Diagram

Date: February 08, 2022 Project: cse141L_ALU



Page 1 of 1 Revision: ALU


ALU Code

```
// Create Date: 2018.10.15
// Module Name: ALU
// Project Name: CSE141L
```

```
//
// Revision 2021.07.27
// Additional Comments:
// combinational (unclocked) ALU
import definitions::*;
                                     // includes package "definitions"
module ALU #(parameter W=8, Ops=4)(
  input
             [W-1:0]
                      InputA, // data inputs
                      InputB,
                      input
             [Ops-1:0] OP,
                                    // ALU opcode, part of microcode
 output logic [W-1:0] Out,
 output logic
                      Odd
                                        // output odd flag (Out[0])
// you may provide additional status flags, if desired
 );
 op_mne op_mnemonic;
                                      // type enum: used for convenient
waveform viewing
 always_comb begin
   Out = 0;
                                      // No Op = default
   case (OP)
     ADD : Out = InputA + InputB;
                                      // add
     LSH : Out = {InputA[6:0], 1'b0}; // shift left, fill in with zeroes
       RSH : Out = {1'b0, InputA[7:1]};  // shift right
     AND : Out = InputA & InputB; // bitwise AND
     OR : Out = InputA || InputB; // bitwise OR
     NEG : Out = ~InputA + 1;
     GEQ : Out = (InputA >= InputB);
                                        // Greater than or Equal to
     EQ : Out = (InputA == InputB);
                                       // Equals to
     NEQ : Out = (InputA != InputB);
                                        // Not Equals to
   endcase
 end
 assign Zero = !Out;
                                     // reduction NOR
 assign Parity = ^Out;
                                     // reduction XOR
 assign Odd
            = Out[0];
                                      // odd/even -- just the value of the LSB
 always comb
   op_mnemonic = op_mne'(OP);
                                      // displays operation name in waveform
viewer
endmodule
```

Program Counter Diagram:

Date: February 09, 2022 Project: cse141L_ProgCtr



Page 1 of 1 Revision: ProgCtr


Program Counter Code:

```
// Design Name: basic_proc
// Module Name: InstFetch
// Project Name: CSE141L
```

```
// Description: instruction fetch (pgm ctr) for processor
//
// Revision: 2019.01.27
//
module ProgCtr #(parameter L=10) (
                              // reset, init, etc. -- force PC to 0
  input
                       Reset,
                       Start, // Signal to jump to next program; currently
unused
                       Clk,
                                  // PC can change on pos. edges only
                       BranchAbsEn, // jump to Target
                       ALU_flag, // Sometimes you may require signals from other
modules, can pass around flags if needed
 input [L-1:0] Target,  // jump ... "how high?"
output logic [L-1:0] ProgCtr  // the program counter register itself
  );
 // program counter can clear to 0, increment, or jump
  always_ff @(posedge Clk) // or just always; always_ff is a linting
construct
    if(Reset)
      ProgCtr <= 0;</pre>
    else if(BranchAbsEn)
                                           // unconditional absolute jump
                                    // how would you make it conditional
      ProgCtr <= Target;</pre>
and/or relative?
      ProgCtr <= ProgCtr+'b1;</pre>
                                      // default increment (no need for ARM/MIPS
+4 -- why?)
endmodule
```

Top Level Diagram

Date: February 09, 2022 Project: TopLevel




Page 1 of 1 Revision: TopLevel

Component 4: Timing Diagrams

[comment]: #Provide well-annotated timing diagrams or transcript listings from your module level Questa/ModelSim runs. It should be clear that your program counter / instruction memory (fetch unit) and ALU works. If your presentation leaves doubt, we'll assume it doesn't.


ALU Timing Diagram



```
# Start time: 22:36:41 on Feb 00;2022

| Start time: 22:36:41 on Feb 00;2022
| Loading or_std.adl to.
| Start time: 22:36:41 on Feb 00;2022
| Loading over.Adl times
| Start time: 22:36:41 on Feb 00;2022
| Loading over.Adl times
| Start time: 22:36:41 on Feb 00;2022
| Loading over.Adl times
| Loa
```

Program Counter Timing Diagram



Entity:ProgCtr_tb Architecture: Date: Wed Feb 09 01:12:16 PST 2022 Row: 1 Page: 1

Program Counter Transcript

```
# Check if PC increments by 1 Asserts if increment/step is successful
```

Component 5: Answering the Question

Our ALU will *indirectly* be used for non-arithmetic instructions such as load and store. While we do indeed need to make address pointer calculations, the programmer will be responsible for calculating these addresses via manual shift operations of 3 bit immediates into 8 bit values. As such, the complexity of the design is unaffected.